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1. INTRODUCTION
1.1 PURPOSE AND SCOPE
The purpose of this document was originally to be a working document summarizing Space
Station Freedom (SSF) Data Management System (DMS) hardware and software design,
configuration, performance and estimated loading data from a myriad of source documents
such that the parameters provided could be used to build a dynamic performance model of
the DMS. The document is published at this time as a close-out of the DMS performance
modeling effort resulting from the Clinton Administration mandated Space Station
Redesign. The DMS as documented in this report is no longer a part of the redesigned
Space Station. The performance modeling effort was a joint undertaking between the
National Aeronautics and Space Administration (NASA) Johnson Space Center (JSC) Flight
Data Systems Division (FDSD) and the NASA Ames Research Center (ARC) Spacecraft Data
Systems Research Branch.
The scope of this document is limited to the DMS core network through the Man Tended
Configuration (MTC) as it existed prior to the 1993 Clinton Administration mandated Space
Station Redesign. Data is provided for the Standard Data Processors (SDPs), Multiplexer/
Demultiplexers (MDMs) and Mass Storage Units (MSUs). Planned future releases would
have added the additional hardware and software descriptions needed to describe the
complete DMS. Performance and loading data through the Permanent Manned
Configuration (PMC) was to have been included as it became available. No future releases
of this document are presently planned pending completion of the present Space Station
Redesign activities and task reassessment.
1.2 ORGANIZATION OF DOCUMENT
Section 2.1 defines the DMS System configurations by Mission Build (MB). Presented are
the hardware/Orbital Replaceable Units (ORU) complement, definition of the ORUs
connected to the DMS Optical Networks and a description of the hardware/software
implementations of the Engineering Design Councils new Avionics Architecture to become
two fault tolerant (2-FT). The local bus rechannelization is also described to the extent
presently known. Section 2.2 presents the ORUs specified performance and actual measured
performance where available. Section 2.3 presents the DMS software specified performance
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and estimated/measured performance data. Section 3 presents the allocations of the DMS
Resources to satisfy application requirements and loading on each SDP and MDM. Section
4 is the Glossary. Appendix A contains SDP and MDM Performance Measurements/
Projections and Constants that are mostly taken from the "DMS Resource Model"
(Reference 4) with additional data from other sources referenced to the source. Appendix B
contains relevant notes and assigns numbers to the 28 Space Station Freedom documents
that were referenced in the preparation of this document and are referred to in this
document by the reference document number.. A Reference Library containing all of the
referenced documents is available from John R. Stovall of the Lockheed Engineering &
Sciences Company (LESC) at 713-333-7406.
1.3 REFEREN(_E DO(_QMENTS
Comments on some of the Reference Documents are contained in Appendix B. Reference
documents commented on in Appendix B are numbered by Reference Document Number
and are also referred to by that number in the text. A listing of all reference documents is
provided below.
1.3.1
a.
NASA
SP-M-001, "Contract End Item Specification for Data Management System, Vol. 1:
Data Management system Requirements", Rev. E, (NASA Approval Pending), Feb.
14, 1992. Reference Document #1.
b. CCBD JJ020746R1, "Avionics Architecture", Sept. 26, 1992. Reference Document #2
Rev. 1.
c. No Number, "Recommended Avionics Architecture", Architecture Group/SDT
Engineering Design Council Support Group, July 29, 1992. Reference Document #2.
d. Number TBD, "Integrated Avionics Software Description", November 6, 1992.
Reference Document #3 Rev. 2.
e. SSP 30255 Change Request Number BB003488A, '_Baseline SSP 30255 Volume 2 Part
1, Introduction and Integrated Configuration", March 10, 1993.
f. No Number, " DMS Review Reston", January 21, 1992. Reference Document #5.
g, SSP 30261 Section 3 Revision D, "Data Management System Architecture Control
Document Section 3: Data Management System" with Revisions D1 and D2,
September, 1991.
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h. JSC 36024, "Integrated Operations Scenarios MB-1 through MB-7, and UF-I", Feb.
1992.
1.3.2 CONTRACTOR
a. Number TBD, "DMS Resource Model Rev. G.I", MDSSC, October 8, 1992.
Reference Document #4.
b. Number TBD, "SDP & MDM Resource Modeling Status", IBM, November 10, 1992.
Reference Document #4A.
c. Number TBD, " DMS Resource Model Macro & Constant Definitions", IBM,
September 21, 1992. Reference Document #4B.
d. Number TBD, "DMS Resource Model Constants", IBM, October 7, 1992. Reference
Document 4C.
e. MSS 4-335-069-002, "Avionics Architecture Performance Assessment Report,
Appendix B, Model Description", SSEIC, February 28, 1991. Reference Document
#6.
£ No Number, Contract NAS 9-18200, "Data Management System (DMS) Technical
Interchange Meeting Work Package No. 2 (WP-2)", MDSSC, July 8, 1992. Reference
Document #7.
g. MDC 92H0252 Rev. A, SSFP, DR SY-03, Contract NAS 9-18200. "Software Release
Contents Document", MDSSC, Dec. 10, 1992 Reference Document #8A replaces: No
Number, "DMS Release Contents Version T1 Restructure Detailed Version
Preliminary", IBM, June 30, 1992. Reference Document #8.
h. No Number, "Local Bus I/O Chaining An Introduction and Overview", Draper
Labs, August 25, 1992. Reference Document #9.
i. No Number, "Performance Requirements and Load Point of the EDP/NIA", IBM,
August 11, 1992. Reference Document #10.
j. No Number, "End to End Latency", IBM, November 6, 1991. Reference Document
#11.
k. SSFP DR SY-40.1I, Contract No. 87916006, MIX2 H4542, "User's Guide (Software) for
DMS Release 2", MDSSC, September 30, 1992. Reference Document #12.
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L SSFPDR SY-01.3I,ContractNo. 87916006,90IBMX0032R1," Systems Engineering
and Integration Trade Studies DMS Performance Analysis Summary White
Paper", IBM, December 30, 1990. Reference Document #13.
m. SSFP DR SY-01-1.3I, Contract No. 87916006, 91IBMX0017R1, "System Engineering
and Integration Trade Studies DMS Local Bus Performance Analysis White Paper",
IBM, October 16, 1992. Reference Document #14.
n. No Number, "Best Estimate of Summary SI.£X_ Including Threats", IBM, June 24,
1992. Reference Document #15.
o. SSFP DR SY-06.2I, Contract No. 87916006, 153A101-PTIC, "Critical Item
Development Specification for Mass Storage Unit", IBM, Oct. 9, 1992.
p. SSFP DR SY-06.2I, Contract No. 87916006, 152A401-PTID, "Critical Item
Development Specification for the Standard Data Processor", IBM, Oct. 9, 1992.
q: SSFP DR SY-06.2I, Contract No. 87916006, 152A403-PTID, "Critical Item
Development Specification for the Embedded Data Processor", IBM, Oct. 9, 1992.
r. SSFP DR SY-06.2I, Contract No. 87916006, 152A404-PTID, "Critical Item
Development Specification for the Network Interface Adapter", IBM, Oct. 9, 1992.
s. SSFP DR SY-06.23I, DID DI-E-3132, Contract No. ?, X8262556, Space Station
Multiplexer/Demultiplexer (SSMDM) Functional Equivalent Unit (FEU) Critical
Item Product Specification, Honeywell, Oct., 92.
t. No Number, Contract NAS 9-18200, "Data Management System (DMS) Software
Detailed Design Review No. 3.2 (WP-2)", MDSSC, December 14, 1992. Reference
Document #16.
u. LESC-29688-B, "Space Station Freedom Program Acronym List", Lockheed
Engineering and Sciences Company, Nov. 2, 1992. Reference Document #17.
v. SSFP DR SY-01.3I, Contract No. 87916006, 91 IBMX0025, 'Systems Engineering and
Integration Trade Studies BIU Performance Measurement White Paper", IBM,
August 5, 1991. Reference Document #18.
w. SSFP DR SY-28.1I, Contract No. 87916006, 150A243-02," Software Detailed Design
Document for the Standard Services (STSV), IBM, Nov. 16, 1992. Reference
Document #19.
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x.
y.
Z°
ab.
ac.
ad.
ae.
a_
SSFP DR SY-55.1, Contract No. 87916006, 150A202-03, "Software Interface Control
Document (Data Management System Release 2) Annex 1 - Onboard Application
Programming Interface Definition (APID), IBM, September 1992. Reference
Document #20.
SSFP DR SY-34.1, Contract No. 87916006, 150A241C Revision C, "Software
Requirements Specification (DMS Standard Services)", IBM, August 1992.
Reference Document #21.
SSFP DR SY-34.1, Contract No. 87916006, 150A141-02, "Software Requirements
Specification (Data Management System - Release 2, Operating System/Ada Run
Time Environment Annes II - Ada Run Time Environment Interface Definition",
IBM, September 1992. Reference Document #22.
SSFP DR SY-28.1) Contract No. 87916006, 150A143-01, "Software Detailed Design
Document (Data Management System Operating System/Ada Run Time
Environment for Release 2)", IBM, September, 1992. Reference Document #23.
L. Shaw and J. B. Goodenough, "Real-Time Scheduling Theory and Ada",
Computer Magazine, April 1990, pp53-62. Reference Document #24.
R. Brown, The Charles Stark Draper Laboratory, Inc., "Priority Inversions in R1
STSV Design", October 1, 1990. Reference Document #25.
No Number, "Viewfoils for DMS Software Detailed Design Review", IBM,
December 14, 1992. Reference Document # 26.
No Number, "Resource Model Documentation", IBM, March 1, 1993. Reference
Document #27.
No Number, "Avionics System Management Document Volume 1", MDSSC, May
1993, Reference Document #28.
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2. SYSTEM CONFIGURATION
Building of the SSF is a very complex undertaking. The SSF was planned to be assembled in
17 steps or Mission Builds (MBs) from First Element Launch fFEL) through PMC as is
shown in Table 2.1-1, Assembly Sequence Launch Manifest from Reference #3 Rev. 2 and
NASA Reference Document f.
2.1 CONFIGURATION
System configurations are shown in Figure 2.1-1 and Figure 2.1-2 for Stage 4 configura-
tion(MB-4) and MTC respectively from Reference #3 Rev. 2. Figures 2.1-3 and 2.1-4 are the
system configuration for PMC as discussed in paragraph 2.0.4. Table 2.1-2 lists the DMS
components by name, description and MB sequence. Table 2.1-2 does not include interfaces
to European Space Agency (ESA) and Japanese Experiment Module (JEM) networks. A
complete list of the SSFP equipment can be found in Reference #3 Rev. 2. This build up
sequence was verified against Reference Document f(CR# BB003488A).
2.1.1 CONFIGURATION FOR MB-2 (FEL) THROUGH MB-4
The configuration to be supported at MB-4 by the external SDPs and MSUs is shown in
Figure 2.1-1. No DMS equipment is active with MB-1. On MB-2, the DMS becomes active
in the equipment mounted on the truss and remains active during buildup through MB-4.
The external SDPs and MSUs are unused after phase-over to the internal SDPs on MB-5.
The DMS is single fault tolerant during this period.
SDP A and SDP B are both 9 bus SDPs (SDP-B3). Reference 2 Rev. 2 directs implementation
of this configuration and provides detailed configuration information. All software runs in
SDP A with SDP B the backup.
2.1.2 CONFIGURATION FOR MB-5
The first internal DMS SDPs and MSUs (in Node 2) and MPACs (in Node 2 and the Cupola)
arrive on MB-5. Processing is moved into the two internal SDPs and MSUs from the 2
external SDPs and MSUs that were used for MB-2 through MB-4. This configuration is
shown in Figure 2.1-2 "MTC Processing Architecture" less SDPs 3 and 4, the Lab Multi-
purpose Application Console (MPAC), and MSU 2 all of which arrive at MB-6.
2.1-1
The DMS Architecture to achieve the required SSF fault tolerance is discussed in section
2.1.5. Fault tolerance at MB-5 is unique in the build-up sequence. The software in the
internal SDPs is designed around the PMC fault tolerance levels, a 2 fault tolerant (2-FT) set
and a 1 fault tolerant (1-FT) to achieve software compatibility from MTC forward. This
hardware and software implementation design is shown in Figure 2.1-5, "Recommended
SDP Software Functional Allocation" and discussed in section 2.1-5. The 2-FT software
normally executes in one SDP and the 1-FT software in the other SDP. However, the first
fault in the 2-FT SDP causes the only remaining SDP to begin execution of the 2-FT software
and stop executing the 1-FT software, with the effect that for MB-5 the 1-FT software is
actually zero-fault tolerant. The Zone of Exclusion (ZOE) MSU also serves as the back-up
core MSU at MB-5. The Canadian Space Agency SDP (SDP-11) becomes available at MB-5 for
operating the Space Station Remote Manipulator System (SSRMS) at a zero fault tolerance
level, with the backup-drive software in the core SDPs.
The SDP to Local Bus Architecture is shown in Figure 2.1-6, "Recommended DMS SDP to
Local Bus Architecture." SDP-1 and SDP-2 are both 18 bus SDPs (SDP-B6). Reference 2 Rev. 2
directs implementation of this configuration providing detailed configuration information,
a detailed explanation of the reason for the new architecture and how this architecture
should function.
2.1.3 CONFIGURATION FOR MB-6
The core SDPs and MSUs become 2-FT starting at MB-6 (MTC) with the arrival of the US.
Lab module containing SDP-3, SDP-4, an MPAC-F and MSU-2. Figure 2.1-2, "MTC
Processing Architecture" shows this configuration. The arrival of another core MSU allows
the ZOE MSU to be used just for ZOE recording and playback starting at MTC. SDP-11
remains at the zero fault tolerance level with the backup drive software in the core SDPs.
2.1.4 CONFIGURATION FOR MB-7 THROUGH MB-17 (PMC)
This configuration is shown for reference only in Figures 2.1-3 and 2.1-4. Additional DMS
equipment arrives during the build-up to PMC at MB-I?. The Canadian Space Agency
(CSA) SDP-11 becomes single fault tolerant with the arrival of Node I at MB-11, which also
includes the final MPAC. Additional information for PMC will be included as it becomes
available.
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Table 2.1-1. Assembly Sequence Launch Manifest
Milestone
FEL
MTC
PMC
Sub-elements
ITS-S4, ITS-S3, STBD INBD SOLAR ARRAYS, MOBILE
TRANSPORTER, UNPRESSURIZED BERTHING
-MECHANISM
MB-2 ITS-S2,2 PROPULSION MODULES (A&B)
MB-3 ITS-SI, STBD CNTL RAD PANELS & BOOM, TDRSS
ANTENNA, SSRMS
MB-4 ITS-M1, CETA DEVICES (A&B),.MT BATTERIES, GAS
CONDITIONING ASSEMBLIES (A&B)
MB-5
MB-6
MB-7
MB-8
NODE 2 CORE, NODE RACKS, PRESSURIZED BERTHING
MECHANISM-A, CUPOLA WITH WORKSTATION
US. LAB MODULE CORE, USL SYSTEM RACKS, USL
PAYLOAD RACKS (7 MINIMUM), MBS (ASRM REQUIRED)
AIRLOCK, SPACE SHUTTLE EMUs, PRESSURIZED
BERTHING MECHANISM-B, SPDM, MMD
ITS-PI, PORT CNTL RAD PANELS & BOOM
ITS-P2, 2 PROPUI_ION MODULES (C&D)MB-9
MB-10 TS-P3, ITS-P4, PORT INBD SOLAR ARRAYS
MB-11 NODE 1 CORE, NODE RACKS, ITS-S5
MB-12 JEM MODULE CORE, JEM SYSTEM RACKS, JEM PAYLOAD
RACKS (9 MINIMUM) (ASRM REQUIRED)
MB-13 COLUMBUS MODULE FUNCTIONALLY OUTHYtED,
NASA-PROVIDED EQUIPMENT, APM STOWAGE, APM
PAYLOAD RACKS (9 MINIMUM) (ASRM REQUIRED)
MB-14 ITS-S6, STBD OTBD SOLAR ARRAYS
MB-15 JEM EXtK)SED FACILITY, JEM ELM PS CORE, JEM ELM ES,
JEM RACKS, JEM PS RACKS (ASRM REQUIRED)
MB-16
MB-17
HAB MODULE CORE, HAB RACKS, USL RACKS (ASRM
REQUIRED)
ACRV
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Figure 2.1-4. PMC Processing Architecture (Page 2 of 2)
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Table 2.1-2. DMS Components Mission Build Sequence
ORU Name
MB-2 SDPs
A&B
Descri]_tion WP SEG ELE
SDP-B3/See Table 2.1-4 for Applications 2 $2
MTC SDP
1&2
MTC SDP
3&4
SDP 7
SDP-B6/See Tables 2.1-5 and 2.1-6 for
Applications
SDP-B6/See Tables2.1-5and 2.1-6for
Applications
SDP-B1/See Table 2.1-5 for Applications
SDP 11A SDP-B1/See Tables 2.1-5 and 2.1-6 for
Applications
SDP 11B SDP-B1/See Tables 2.1-5 and 2.1-6 for
Applications
MSU 1 MSU/See Table 2.1-5 for Applications
MSU 2
MB-2 MSU
A&B
MB-2 TGU
A&B
TGUA
TGU B
MSU/See Table 2.1-5 for Applications
MSU/See Table 2.1-4 for Applications
TGU/DMS
TGU/DMS
TGU/DMS
MPAC-F MPAC-F/See Table 2.1-5 for Applications
MPAC-C MPAC-C/See Table 2.1-5 for Applications
MPAC-F MPAC-F/See Table 2.1-5 for Applications
MPAC-F MPAC-F/See Table 2.1-5 for Applications
Bridge A Bridge
Bridge B
RC
IRGW A&B
Bridge
Ring Concentrator
Intermediate Rate Gateway
2 2
2 N2 5 2
2 LabA 6 2
1 LabA 6 1
2 N2 5 1
2 N1 11 1
2 N2 5 1
2 Lab 6 1
2 S2 2 2
2 $2 2 2
2 N2 5 1
2 N1 11 1
2 N2 5 1
2 CUP 5 1
2 LabA 6 1
2 N1 11 1
2 N2 5 1
2 N1 11 1
2 - 16
2 N2 5 2
Z1-8
2.1.5 RECOMMENDED SDP TO LOCAL BUS ARCHITECTURE
This architecture is described in detail in Reference Document #2 Rev. I.
2.1.5.1 SDP Architecture for Increased Failure Tolerance
The recommended SDP will service eighteen local busses. It is a modification to the
baseline accomplished by adding three additional Bus Interface Units (BIUs) to a standard
SDP. This SDP is designated SDP B-6. Additional detail on the SDP B-6 is provided in
paragraph 2.2.1.1. The change was made in order to provide sufficient local bus capacity to
correct a number of deficiencies in the previous architecture. Vital SSF system functions
were reassigned in this new architecture to different fault containment domains thus
providing separate redundant strings in order to prevent any individual failure from
causing the loss of multiple redundant strings of system function. To support these
containment domains, the Recommended Avionics Architecture Channelization and
Functional Repartioning redefines the DMS MIL-STD-1553 user bus architecture's and
reallocates system function/ORUs to these devices. Separate DMS control paths are defined
for 2-FT functions and 1-FT functions, with OFT functions assigned according to design
constraints defined in Reference Document #2. Figure 2.1-6 illustrates the assignment of
the eighteen local bus busses to accommodate the rechannelization. There are seven 2-FT
busses, two S-Band local busses(also 2-FT), one Orbiter local bus(0-FT), six 1-FT local busses
and two CHeCS(0-FT) local busses.
In order to support the defined containment domains, the software operational concepts
were also modified as follows and as illustrated in Figure 2.1-5.
a. All software performing 2-FT functions will be resident and active in one of the
four recommended SDP's.
b. All software performing 1-FT functions will be resident and active in one of the
three remaining SDP's.
c. Software performing 0-FT functions will be resident and active in the SDP
controlling the local busses which provide connectivity to the 0-FT on demand
functions.
d. Upon detection of a 2-FT SDP failure during normal operations, the 1-FT SDP
will assume immediate responsibility of the 2-FT functions and a cold/spare SDP
will be powered up to resume the 1-FT functions. The architecture for this
2.1-9
e.
switch over is described in Reference Document #28, the Avionics System
Management Design Document. The 2-FT SDP writes critical data at the required
intervals into the backup 1-FT SDP to enable rapid switch over to be
accomplished.
Either 2-FT or 1-FT functions will be active within a single SDP at a given time
not both, however, both software partitions will be loaded into all powered SDPs
at Initial Program Load (IPL) time. All SDP's will contain the same software load.
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Figure 2.1-5. Recommended SDP Software Functional Allocation
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Figure 2.1-6. Recommended DMS SDP to Local Bus Architecture
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2.1.6 DMS SOFTWARE ARCHITECTURE AND PARTITIONING
DMS software is divided into ten packages called Computer Software Configuration Items
(CSCIs). Section 2.3.1 gives a concise functional description of each CSCL In order to
understand the DMS hardware architecture and how the DMS software is implemented in
this architecture, it is necessary to have an understanding of the three software architecture
domains. They are illustrated and defined in Figure 2.1-7 and consist of the Information
Management Domain, Communications Domain and the Process Control Domain. All
software in the Communications Domain and the Information Management Domain is
contained within the DMS. The software in the Process Control Domain is composed of
multiple work packages' designs and codes. Since the SSF is built in increments called
MB's, the need for software varies based on each MB and depends on the configuration of
the SSF at that specific MB. Tables 2.1-3 through 2.1-6 describe the DMS CSCI and
Application Software partitioning by MB, fault containment domain and by DMS ORU.
An X in the table indicates that this software is loaded and active in that particular hardware
device. Table 2.1-3 for the Communications Domain applies to all MBs. Table 2.1-4 for
both the Process Control and Information Management Domains applies to MB 2-4. Tables
2.1-5 for the Information Management Domain and 2.1-6 for the Process Control Domain
apply to MB-5 and subs. Note that Table 2.1-6 does not assign any functions to the 0 Fault
tolerant (0-FT) SDP. CHeCS, a 0-FT function is shown to be active in the 1-FT SDP. Table
2.1-7 is the DMS Release Contents Summary. The dates shown in Table 2.1-7 are only
approximate as they were continually changing. A complete set of the DMS Release
Contents can be found in Reference #8. Table 2.1-8 is a functional partitioning of the MDM
software by application. In addition to the application software shown, each MDM also
contains a complete set of MDM Run Time Environment (RTE) and MDM Services
Software. Figure 2.1-7 and Tables 2.1-3 through 2.1-8 are from Reference 3 Rev. 2.
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Table 2.1-3. Software Partitioning Communication Domain-AU MBs
DMS CSCIs
OS/ADA
RTE
LOADED IN
ALL SDPs
IN NOS
EDP
X
BRIDGE IN
NOS EDP
X
GW IN NOS
EDP
X
ALL MPACs
IN NOS
EDP
X
ALL MSUs
IN NOS
EDP
X
NOS X X X X X
SM NODE X X X X X
MGMT
Assumptions:
1. Systems Management (SM) is monitoring processor page for faults.
2. After MB4, at least one MSU is powered up at all times to load or change the contents of
DMS ORUs.
3. For MB-2 through MB4, all MSUs and SDPs are powered as long as they function
without error.
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Table2.1-4. SoftwarePartitioning - ProcessControl and Info ManagementMB 2-4
DMS CSCIs
OS/Ada RTE
NOS
SDP A&B
NOS EDP
X
X
LOADED AND ACTIVE IN
APP EDP
X
DSAR
DSAR CLIENT X
ZOE RECORDING
STSV X
SM NODE X
SM NETWORK
NOS EDPAPPLICATIONS
SOFTWARE
APP EDP
NOS EDP
X
X
.NOS EDP
MSU A&B
APP EDP
X
X
X
X
X
X
APP EDP
GCA X
CRrYICAL ISE X
UIL EXEC X
PROP X
GN&C X
C&T ACS X
X
S&M X
CHeCS (RAD X
ONLY)
PRIMARY EPS X
SECONDARY EPS X
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Table 2.1-5. Software Partitioning - Information Management MB-5 and Subs
DMS CSCIs ALL
MPACs
APP EDP
X
SDPs 1-4
APP EDP
X
LOADED AND ACTIVE IN
SDP 11
(A&B)
APP EDP
SDP 7
APP EDP
i
CORE
MSUs
APP EDP
PAYLOAD
MSU
APP EDP
OS/Ada RTE X X X X
DSAR SERVER X X
DSAR CLIENT X X X X
ZOE RECORDING X
STSV X X X X X X
SM NODE X X X X X X
SM NETWORK X X
SYS LOADER X X
APP EDPlAPP EDP APP EDP I APP EDP
USE
APPLICATIONS
X
lAPP EDP APP EDP
CRITICAL ISE X
NON-CRITICAL X
ISE
UIL EXECUTOR X X X
PAYLOAD X
EXECI.YI'IVE
Assumptions:
1. At least one MSU is powered up at all times to load or modify the contents of DMS
ORUs.
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Table2.1-6. SoftwarePartitioning - ProcessControl MB-5andSubs
MB-5 AND SUBS
DMS
OS/Ada RTE
DSAR
STSV
SYS MGMT NODE
SYS MGMT NETWORK
APPLICATIONS
TWO FAULT TOLERANT
CRI'UCAL ISE
PROP
GN&C
EATCS
C&T-ACS
C&T-SGS
2 FT SDP 1 FT SDP
A A
A A
A
A
A A(backup)
A
A
A R
A R
A R
RA
A R
A R
A RROTARY JOINTS
S&M A R
EPS
A R
seoo  y A R
ONE FAULT TOLERANT
1TCS R
IAS R
WS R
BM R
RHISS
VS R
MAINTENANCE W/S R
ECLSS R
CHECS R
AL/EVAS R
GCA R
MTE R
MSS BACKUP DRIVE R
MSS
A
A
A
A
A
A
A
A
A
A
A
A
R
A
Assumptions:
1.
SDP 11A
A
A
A
A
A capital A in the column denotes the function is resident and active in the respective fault
tolerance SDP.
2. A capital R in the column denotes the function is resident but not active in the respective fault
tolerance SDP.
3. At lease one MSU is powered up at all times to load or change the contents of DMS ORUs.
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Table 2.1-7. DMS Release Contents Summary
Release
R1
R2
R3
R4
CI Date
413O192
6122192
12/21/92
9/6/93
Contents Summary
Supports OS, initial STSV local bus support, internal RODB
read/write, file I/0 to local MSD, ]TL, and initial display
prototyping
Supports local bus serial devices, action read/write, initial
MODB object definition/table generation
Supports 6/9 bus SDP, complete local bus processing, initial
USE flight execution environment, MODB upgrades for CM,
table generation and object definition
Supports remote data access/commanding, telemeta'y,
monitor data/command applications via displays, file uplink,
MSU, network IPL and status monitoring, TGU, ITVE table
building
OI-1 4/11/94 Certified R1-R4 capabilities to support MB-2
R5 3/28/94 !Supports alarm and message management, network
management, table generation for IODB and C-MDM
OI-2 10/31/94 Certified R1-R5 capabilities to support MB-5
R6 1/31/95 Supports commanding in blind, direct API for telemetry, UIL,
TGU arbitration, delta table build
OI-3
R7 11/27/96 Supports ZOE, USE crew aids (editors, E-mail, etc.) X-Virtual
Terminal
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Table 2.1-8. MDM Software Partitioning by Application
MDM NAME FLT SYSTEMS
$3 #1 MB01 SEPS,SARJ
$3 #2 MB01 SEPS,SARJ
$3 #3 MB01 SEPS
MB01$3#4
$3#5
$3 #6
$4 #1
$4 #2
PM1 #1
PM1 #2
MB01
MB01
MB01
MB01
MB02
MB02
MB02
SEPS
STRUCT,MECH
STRUCT, MECH
EPS PVCU,STRUCT,SARJ
EPS PVCU
PROP,PTCS
PROP,PTCS
PROP,PTCSPM2#1
PM2 #2 MB02 PROP,PTCS
$2 #1 MB02 EATCS
$2 #2 MB02 EATCS
$2 #3 MB02 EATCS, PCTS
$1 #1 MB03 TRRJ,EATCS
$1 #2 MB03 TRRJ,EATCS,PTCS
S1 #3 EATCS HRSMB03
MB03$1 #4 EATCS HRS,EATCS,P1X_
M1 #1 MB04 EPS MBCU, EATCS
M1 #2 MB04 EPS MBCU,EATCS,PTCS
M1 #3 MB04 EPS MBCU, EATCS
M1 #4 MB04 EPS MBCU
M1 #5 MB04 MT, STRUCT,MECH
M1 #6 MB04 MT_['RUCT, MECH
N2 #1
N2 #2
MB05
MB05
SEPS,EATCS
SEPS,EATCS
N2 #3 MB05 ITCS,ECLSS
N2 #4 MB05 DMS C&:W,ITCS,ECLSS
PMA1 #1 MB05 DMS C&w,rrcs ECLSS
LA #5 MB06 SEPS
LA #6 MB06 SEPS
LA #1 MB06 LNS,ITCS,ECLSS,VS
LA #2 MB06 ITCS,ECLSS, MS
LA #3 MB06 DMS C&W,ECLSS,VS
LA #4 MB06 ITCS, ECLSS
LA #5 MB06 SEPS
LA #6 MB06 SEPS
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2.2 DMS J_IJ_ DESIGN/PERFORMANCE
This section addresses the DMS SDP, MSU and MDM ORUs.
2.2.1 GENERAL SDP, EDP, NIU AND BIU CARD CAPACITIES
This paragraph provides specified and measured performance data for the SDP to include
the hardware modules that make up an SDP. Allocations of the SDP processing resources
are provided in Reference 3 Revision 2 Section 4.2, p 4-1 and Section 3.1 this document.
2.2.1.1 SDP
The SDP is the primary computational device for Space Station. The SDP consists of an
Embedded Data Processor CEDP) with the option for an additional EDP, is connected to the
DMS optical network via a Network Interface Unit (NIU) and to from three to eighteen
local busses(1553B) via a BIU. The following data was extracted from the Contract End Item
(CED Specification for the Standard Data Processor, Document Number 152A401-PTID dated
Oct. 9, 199Z
a. Figure 2.2-1 (figure I from 152A401-Fr1D) is the functional block diagram for the
SDP-B1, B2 and B3. The SDP-B6 (EDC-001 Configuration) as shown in Figure
2.2-2 would have three more BIUs for a total of 6.
b. Local Bus and Optical Network addresses are hardwired into each rack location
and input to the SDP by an external connector. See 3.1.2.1.5 of 152A401-PTID.
c SDP has capacity for installation of 16 Mbyte Aux memory card(152A401-PTID
paragraph. 3.2.1.2.1).
d. SDP has capacity for installation of an additional EDP-16.
Z2-1
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Figure 2.2-1. SDP Block Diagram
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Figure 2.2-2. Eighteen Bus SDP-B6
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2.2.1.2 APPLICATION Processor
The Application Processor is an EDP and is a single page, general purpose processor with a
standard Instruction Set Architecture (ISA) using an Intel 80386 microprocessor or a
functional equivalent. It is connected to a Intel Muitibus II Parallel System Bus (iPSB) and
the 32 bit (Level C) IBM Micro Channel
2.2.1.2.1 Hardware Specifications
The following data was extracted from the CEI Specification for the Embedded Data
Processor, Document 152A403-PTID Draft dated 10/9/1992 and other documents as
referenced.
a. Figure 2.2-3 (figure 1 from 152A403-PTID) is the functional block diagram for the
EDP-16, the application EDP. The application EDP provides 16 Mbytes of Dynamic
Random Access Memory (DRAM) user memory.
b. Figure 2.2-4 (figure 2 from 15ZA403-PT1D) is the functional block diagram for the
EDP-4, the NIU EDP. The NIU EDP provides 4 Mbytes of DRAM user memory.
c. EDP-16 and EDP-4 provide support for an optional 16 Mbytes of additional
Random Access Memory (RAM).
d. EDP-16 fixed point instruction execution rate = 3.9 Millions of Instructions per
second (MIPs) for the weighted instruction mix in Intel document 230985. The
Reference #1 requirement is presently 4 MIPs; however, it is being changed to 3.9
MIPs..
e. EDP-4 fixed point instruction execution rate = 3.4 MIPs for the weighted
instruction mix in Appendix A of SSFP DR SY-06.2I, Contract No. 87916006
IBM152A403, 10/9/92, the EDP specification.
f. DMA logic shall support 16 and 18 bit data transfers at a rate of 4 Mbytes per sec.
g. The main processor shall be equivalent to an Intel 80386 microprocessor with a
80387 numeric coprocessor.
h. Memory cycle times vary from a minimum of 100 nanoseconds to 350
nanoseconds. They are given in paragraph 3.2.1.7.3 of the EDP specification. It is
not anticipated that the model will require this low level of detail, but it is
available if needed.
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Figure 2.2-4 EDP4 Block Diagram
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2.2.1.2.2
b
Performance Parameters
See Section 2.3.4 and 3.2 this document.
See Appendix A "SDP Performance Measurements/Projections and Constants"
this document. Note that the majority of this appendix is available in electronic
form in the SDP constants file of Ref. #4. Data from other sources in Appendix A
is marked by an *. In addition, the data in Appendix A has been modified to
account for the increase in the EDP processing speed from 3.1 to 3.9 MIPs as
explained in the appendix.
2.2.1.3 Network Interface Unit (NIU)
The NIU provides the host ORU with functional and physical interfaces to the Time
Generation System (TGS) and to the DMS optical network. It consists of an EDP-4 and an
Network Interface Adapter (NIA). The EDP-4 is addressed in 2.2.1.2
2.2.1.3.1 NIA Hardware Specification
The following data was extracted from the Critical Item Development Specification for the
Network Interface Adapter Document 152A404-PTID dated October 9, 1992.
a. Figure 2.2-5 (Figure 1 from 152A404-PTID) is a functional interface diagram for
the NIA.
h The International Standards Organization (ISO) 8802-2 information field packet
size packet size is variable up to 4475 bytes.
c The NIA shall execute a minimum of 500 Logical Link Control (LLC) type 1
frames per sec. (data frames up to 4096 bytes) throughput at the MBII Interface
when the NIA is not executing downloaded software.
d. The NIA performs functions associated with OSI Reference Model Layers 1 and 2.
(1) Physical Layer (OSI Layer 1) conforms to ISO 9314-1 and ISO 9314-3
Standards.
(2) Data Link Layer (OSI Layer 2) is composed of two sublayers. Lower sub layer
is media access control (MAC) and is implemented per ISO 9314-2 and upper
sub layer is LLC and is implemented per ISO 8802-2. LLC sub layer supports
LLC Type 1 connectionless service.
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Figure 2.2-5. NIA Functional Block Diagram
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Supports Station Management per American National Standards Institute
(ANSI) X3T9.5/84-89. The NIA shall support a single MAC - Dual Attachment
station.
General Computer Architecture
(1) Equivalent to Intel 80386 DX processor.
(2) 1 Mbyte of Static RAM (SRAM) expandable to 4 Mbytes.
(3) 512 Kbytes of Programmable Read Only Memory (PROM)
(4) Can download software from optical network at up to 25 frames/second (up
to 4 Kbytes/frame) to its SRAM or via the MBII to another agent. The NIA
shall accept download software from the MBII at the same rate.
2.2.1.3.2 Core Network Performance Requirements
The data in this section is extracted from Reference 10 and the DMS CEI Specification
(Reference 1)
a. NODE
(1) Performance Requirement: > or = to 10 Mbits/sec (Mbps) throughput
(2) Load
- 4096 Bytes/message
- 90% direct Access
- 10% ISO
- < = 80% Utilization of any element.
- Poisson Arrivals
ix NODE
(1) Performance Requirements:> or = to 5 Mbps
(2) Load
- 4096 Bytes per message
- 100% Full ISO/OSI
- < or = to 80% utilization of any element
- Poisson arrivals
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C. NETWORK
(1) Performance Requirement Latency
- Emergency Messages: 20 milliseconds (msec) avg., 25 msec 95% of time.
- Expedited Messages: 20 msec avg., 25 msec 95% of time.
- Normal Messages: 50 msec avg., 80 msec 95% of time.
- Background Messages: 80 msec avg., 100 msec 95% of time.
(2) Load
- < = 1 Mbps ISO at each node.
- < = 1 Mbps total emergency on the net.
- < = 1 Mbps total expedited on the net.
- < = 80% utilization of any element
- Poisson arrivals
2.2.1.3.3 Estimated NIU Performance
Note that the NIU and FDDI Network Performance is not included in Appendix A, nor in
the "DMS Resource Model". The data presently available is presented in this paragraph.
a. NOS EDP processing delay (As of 10/15/92 no actual measurements have been
made).
(1) 10 msec estimate, reference 6, paragraph. 3.1.4, p 11
(2) 7 msec estimate, reference 11, p 4. This is also the best estimate from IBM as
of 10/15/92.
(3) Note that Network Operating System (NOS) EDP processing delay is only
applicable to full ISO messages. Full ]SO messages are now defined as layers
3 & 4. Direct Access messages are passed directly to the NIA.
b. NIA service time = 1.0 msec estimate, reference 11, p2. NIA performs layers 1
&2.
c. Application EDP service time = .5 msec estimate, reference 11, p2
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d. Data Transfer time NOS EDP to NIA and Application EDP to NOS EDP for ISO
messages and from the Application EDP to the NIA for Direct Access messages is
= to MBII. Overhead (OH) in reference 4 = 990 microsec.
e. Application EDP usage by Operating System (OS)/Ada Run Time Environment
(RTE) for each message sent or received by the FDDI network projected to be 400
microsec, in reference 12, paragraph 3.1.4, p 38.
f. Application EDP usage by interface routine called by application initiating
transfer is projected to be 200 microsec, in reference 12, paragraph 3.1.4, p 38.
g, FDDI digital data transfer rate = 100 Mbps instantaneous, in reference 6, paragraph
3.1.5, p11.
h. Hand off delay in passing token between NIUs = 50 microseconds, in reference 6,
paragraph 3.1.5, p11.
i. Max. time a station can hold a token = .333 msec., in reference 6, paragraph
3.2.1, p 15.
2.2.1.4 Bus Interface Unit (BIU)
Serial local bus functions are performed by the BIU which contains three Bus Interface
Adapters (BIA) and one Bus Control Unit (BCU). Each BIU provides interfaces for three
dual - redundant MIL-STD-1553 channels.
2.2.1.4.1 Hardware Specification
The following data is extracted from the CEI Specification for the Standard Data Processor
152A401-PT1D paragraph. 3.2.1.5 dated October 9,1992.
a. See Figure 2.2-6 (Figure 2 from 152A401-PT1D) for functional block diagram.
b. Each of the three BIA channels in a BIU can operate in Remote Terminal (RT) or
Bus Controller (BC) mode independently of the other two channels.
c. Each BIA supports a burst data rate of up to .7 Mbps. Valid for a message chain
where each message contains up to 32 data words. For MDMs 4 words are
required for control leaving up to 28 words for data. See Figure 2.2-7 (Figure 1
from Reference #14).
d. Each BIU supports three BIAs operating at up to .7 Mbps data rate each.
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Figure 2.2-6. BIU Block Diagram
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BIU
(BC)
A
Local Bus (1553) Protocol Diagrams and Definitions
up to----- 32
words
Effector Command Protocol
MDM
(RT)
BIU
(BC)
,,_[_.__ up to---- 32
words
Sensor Read Protocol
CommandWord(CW) contains20 bits
StatusWord (SW) contains 20 bits
Data Word (DW)contains 20 bits, butjust16 bitsof data
4 DWs requiredfor headerwordsand information,
so Max.of 28 DWs of data per message.
Sensor/EffectorOverhead= 1 CW, 1 SW and4 Dw. i.e. 6 words, or 120 bits.
DW:20 bits,butonly 16 of data I ISYNCI I 1 1001
AnalogObjectsuse 12 bits,howeverassume 1 analog per word
DiscreteObjectsuse 1 to 8 bits,sofrom 16 to 2 discretesper word
MDM
(RT)
(1553B)
Message,
up to 32 words
A wordcontains 2 bytesof data
A messagecomprises upto 32 words, or 64 bytes.
A chain/scan:a groupof messages I
E
MSG1
I
I"'IH IH IH410 100P  271281 3013'1321
IMSO2t 1MSOnI
if,maximumSDP buffersize = 4K bytesand each messageis accompaniedby 1 statusword
then, max. # of messages per chain= 4K / (64+2) = 62 messages
then, max. # of sansors/effectorsper scan = 62" 28 ,, 1736
34 words at 20 p.s+ SW responsetime of 12 p.s+ Inter-messageGap (IMG) of 4 IJ.S
equals696 IJ.S,or 1437 messages/secor45,977 words/see or 91,954 bytes/sec.
Sinceonly 28 of32 words are data, thisbecomes40,230 data words/sec or 80,459 bytes/sac.
Effectorcommandsoriginatein Application,splitat BIU intoseparatechainsfor each bus.
Sensor readchainsoriginatein MDMs, collected at BIU intocombined scanfor MB II transfer.
Figure 2.2-7. Local Bus Messages
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Performance
BIU/BIA Function- Note that reference7 is a good explanation of how the
BIU/BIA functions with release 32..
tx Table 2.2-1 from Reference 7, page B.1-17 provides the latest local bus scan read
performance estimates at Release 3.2.
c. Figure 2.2-8 from Reference 7, page C.2-1 illustrates the BIU Services Domain.
The BIU consists of a 80c186 processor, 3 MIL-STD-1553B BIAs, three (3) 64 Kbyte
local bus memory segments, a 64 Kbyte global data memory segment, and 128
Kbytes of program memory. MPC in the figure is the Message Passing
Coprocessor.
d. Table 2.2-2 provides Effector Command Latencies that are not provided in the
DMS Resource Model. These latencies have been included in Appendix A.
2.2.2 MULTIPLEXER-DEMULTIPLEXER (MDM)
2.2.2.1 Hardware Specification
The MDM FEU Critical Item Product Specification X8262556, Rev.-, Honeywell SSO 61962
was reviewed. The document stated that performance data would be included in the next
revision. Functional performance requirements for the FEU are the same as for the flight
unit.
a. Hardware Configuration
(1) RAM = 2 Mbytes, Reference 3 Rev. 2, page 3-77, Reference 1, page 3-259.
(2) Electronically Erasable Programmable Read Only Memory (EEPROM) = 1
Mbyte, Reference 1, page 3-259.
Ix Local Bus Configuration - Figures 2.1-1, 2.1-2, 2.1-3 and 2.1-4 identify the SDP local
busses to which each MDM is assigned.
c. Main processor uses 386 SX instruction set, Reference 1, page 3-259.
d. Each MDM is attached to one 1553B Local Bus.
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Table ?..2-1. Scan Read Performance Estimates at R3.2
Multiplier
Per-Scan
Per-Message
Per-Analog
Item
Cyclic Asynchronous
Cyclic Synchronous
On-Demand
Timestamp Pre-processing
Timestamp Write
Timestamp Read
Data Quality Pre-processing
Raw Pre-processin_
Raw Write
Raw Read
Data Quality Pre-processing
Data (_kmlityWrite
Data Quality Read
Timestamp Write
Timestamp Read
Data Conversion (1st Order Polynomial)
Converted Write
Converted Read
Limit Check
Required
100 us
n/a
50us
Estimated/R3.2 )
700us
1700 us
3200 us
50us
4us
6us
20 us
0us
8us
N/A
N/A
3us
N/A
N/A
N/A
25us
4us
6us
0us
Total 46 us
Per Discrete 30 us 30 us
v
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Figure 2.2-8. BIU Services Domain
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Table 2.2-2. Effector Command Latencies _sec
Additional Dependency
12/90
Model
LBus
Model
Resource
Model
MDM overhead, one time only 150 "150 n/a
MDM cost per word, up to 1400 Ms maximum 50 50 n/a
1553B response time and IMG per message 16 16 n/a
1553B overhead per command message 120 120 n/a
1553B cost per word 20 20 n/a
BIU processing latency 800 1870 n/a
iportion of MBII driver not latency in-line 250 250 n/a
DMA across MBII, per 28-word message 10 20 n/a
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2.2.2.2 Performance Parameters
a. _jor/Minor Cycles
(1) Specified Major Cycle = 1 sec., Reference 1, p 3-261.
(2) Specified Minor cycle = 12.5 ms, Reference 3 Rev. 1, p 3-48, Reference 1, p 3-
262.
(3) Time synchronization = + or - 100 microsec.
lx Specified CPU speed = 1.6 Mips, Reference 1, page 3-259.
c. Table 2.2-3 from Reference 14 page 8 provides Sensor Read Latencies in microsec.
that are not provided in the DMS Resource Model. These latencies have been
included in Appendix A.
d. 1553B travel time from SDP to MDM = 4 ms. Reference 14, page 3
e. MDM response time is the time between receipt of on-demand sensor read
request and when data is ready to be transmitted back to the SDP over the Local
Bus = 17 msec average and 29 msec maximum, Reference 14, page 3. Specified
times in Reference 1, p 3-357 = no greater than 22 msec on average and 37 msec
95% of the time.
£ With standard I/O cards an MDM is specified to perform 6000 I/O operations
(one I/O operation to a single sensor effector) per second with a maximum
sampling rate of 80 samples per second, Reference 1, page 3-263. Note that on
p 3-351 in addition to 6000 I/O operations per second it is specified that the
number of message per second shall be 215.
g, Maximum latency from time operation is requested at the Input/Output Card
Controller (IOCC) interface until operation is completed is specified to be no
greater than 150 microsec plus 50 microsec for each item in the scan list,
Reference 1, page 3-263.
h. MDM processing for immediate (on-demand) lists takes up to 29 msec to execute.
Reference #14.
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Table 2.2-3. Sensor Read Latencies psec
Additional Dependency
12/90
Model
LBus
Model
Resource
Model
MDM overhead, one time only 150 "150 n/a
MDM cost per word, up to 1400 Ms maximum 50 50 n/a
Sync delay for 1553B transfer 100 100 n/a
1553B response time and IMG per message 16 16 n/a
1553B overhead per command message 120 120 n/a
1553B cost per word 20 20 n/a
BIU processing latency 800 535 n/a
DMA across MBII, per 28-word message 10 20 n/a
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2.2.3 MASS STORAGE UNIT (MSU)
The MSU is the primary bulk data storage device for the DMS. It consists of an EDP-16, a
Mass Storage Device (MSD) with a minimum of 320 Mbytes of nonvolatile memory, a
connection to the DMS optical network via an NIU and a connection to the TGS.
2.2.3.1 Hardware Specification
The following data was extracted from the CEI Specification for the Mass Storage Unit,
Document 153A101-PTIC Draft dated 10/9/1992 and other documents as referenced.
a. Figure 2.2-9 (figure I from 153AI01-PTIC) is the functional block diagram for the
MSU.
ix The EDP-16 Central Processor Unit (CPL0 is discussed in paragraph ?_2.1.2.
c. The NIU" is discussed in paragraph 2.2.1.3.
d. Average access time shall be less than 12.5 ms not including applicable latency
periods.
e. Minimum burst data transfer rate with media shall be 2 Mbytes per second.
£ The MSU shall provide a formatted storage capacity of at least 320 Mbytes.
2.2.3.2 F_eaSamh_n_
Note that MSU performance data is not included in Appendix A.
a. Actual Disk Storage Capacity = 400 Mbytes, Reference 3 Rev. 2, p 4-3.
ix Average seek and latency time for a read or write assumed to be 20.5 msec which
corresponds to 50 disk accesses per second. Reference 6 page 10.
c. SCSI interface throughput = 10 Mbps. Reference 6 page 10.
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2.3 DMS SYSTEM/SOFTWARE DESIGN AND PERFORMAN(_E
2.3.1 SOFTWARE CSCI DESCRIPTIONS
The DMS software is divided into ten CSCIs. The nine CSCIs dealing with flight software
are briefly described in the following paragraphs. The Master Object Data Base (MODB) CSCI
is not described as it is a ground repository of information and not relevant to the flight
system performance model. The software is being developed by several different
organizations as referenced in the following paragraphs. Each of the CSCIs is specified by a
Type B specification and the detailed design of each CSCI described in a Type C detailed
design document. In addition, Reference # 3 Revision 2, the "Integrated Avionics Software
Description Document" is recommended as the best general source of information available
on the complete DMS software architecture. Reference #12, 'IJser's Guide (Software) for
DMS Release 2 is the best general source of information on DMS software use. The
following descriptions are extracted from Reference #3 Rev. 2.
2.3.1.10Deratinq Svstem/Ada Run Tlme Environment (OS/Ada RTE_ flBM)
The OS/Ada RTE resides in the SDP, MPAC, MSU, Bridge and Gateways and provides the
layer of DMS software that isolates other services as well as applications software from the
underlying data processing hardware. The OS/Ada RTE provides management, allocation,
and deallocation of CPU, memory, clock, and Input/Output (I/O) device data processing
resources for Ada software, including DMS utilities and applications. The OS/Ada RTE also
provides transparent interfaces for application-to-application communications and file
access via the Network operating System (NOS).
2.3.1.2 Network ODeratino System INOS_ (IBM_
The NOS provides data transmission and communications resources and services to
automated on-board systems. The NOS manages delivery services for on-board
applications. The NOS performs formatting, encoding and sequencing as necessary to the
delivery of data packets to network nodes.
2.3.1.3 Data Storage and Retrieval (DSAR) (IBM)
The NIU provides the host ORU with functional and physical interfaces to the TGS and to
the DMS optical network. It consists of an EDP-4 and an NIA. The EDP-4 is addressed in
2.1.1.2
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2.3.1.4 Standard Services (STSV) (IBM)
STSV provides a common messaging service between applications programs independent
of the processor location of the program. STSV handles all local bus I/O and I/O
management and provides services needed by two or more applications such as telemetry
formatting, Caution and Warning (C&W) messaging, limit sensing and measurement
biasing and calibration
2.3.1.5 System Manaoement (SM_ (IBM)
SM provides for the startup and shutdown of nodes on the DMS optical network. SM
monitors and reports DMS errors, faults, overloads and anomalies found in the onboard
hardware and distributed system configuration. SM facilitates or initiates corrective action
to insure the availability and integrity of the DMS. SM manages planned changes to the
DMS configuration such as initialization of devices/process/network. It also manages
unplanned changes such as those necessitated by hardware or software failure.
2.3.1.6 User Support Environment (USE) (IBM)
USE provides the crew interface required for the runtime control of all MPAC displays. The
USE provides the runtime services for a direct manipulation graphics interface and an
English like User Interface Language 0dIL). The USE supports autonomous hardware and
software process control systems with crew monitoring and manual intervention
capabilities for trouble shooting and override of automated control functions.
2.3.1.7 MDM RTE (Honeywell)
The MDM RTE resides in the MDM and provides the layer of DMS software that isolates
other services as well as application software from the underlying processing hardware.
The MDM RTE provides management, allocation, and deallocation of CPU, memory, clock,
and I/O device data processing resources for Ada software.
2.3.1.8 MDM Services (Honevwelll
The MDM services provide support functions on behalf of applications programs. The
MDM services is responsible for communication on the local and user bus, provides I/O
services to/from sensors and effectors and a common interface for applications code which
is a subset of the SDP applications program interface device.
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2.3.1.9 User Interface Lanouaoe (UID Executor (Charles Stark Draper _L___horatowI
The UIL Executor (Time liner) is a language interpreter used to automate crew or ground
initiated procedures. The UIL Executor will execute a priori defined and compiled
procedures referenced by a unique name. UIL is planned for MB-2, but is not expected to be
used for basic vehicle operations.
2.3.2 DMS RELEASE CONTENTS
Reference 8, the. "DMS Release Contents Version TI Restructure Detailed Version
Preliminary dated June 30,1992" document describes in detail the contents of the DMS
releases and the capabilities that exist at each stage in the build process. A top level
summary was shown in Table 2.1-7.
2.3.3 DMS CSCI SLOC COUNT ESTIMATES
Reference 15, the DMS "BEST ESTIMATE OF SUMMARY SLOCS INCLUDING
THREATS" is a detailed listing of the best estimate of DMS sizing as of 6/92. This is the
latest estimate available. It is presented by language type, CSCI and Release version. The
software estimates are given in cumulative form by how many additional SI.DCs are added
for each release. It is reproduced here as Table 2.3-1. R1 through R4 supports MB-2 and R1
through R5 is for MB-5 support.
2.3.4 PERFORMANCE
Included in this section are system performance requirements and parameters both
specified and measured.
2.3.4.1 Performance Model Parameters
Table 2.3-2 defines the hardware parameters that are recommended for input to the model
in order to define each hardware unit. This table may require modification to satisfy specific
system configurations.
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Table 2.3-I. Best Estimate of DMS Summary SLOCS Induding Threats
Ada
R1
OS 0.4
STSV 13.7
USE 0.0
NOS 0.9
SPA 0.3
DSAR 3.7
MOOG 0.0
R2 R3.1 RS2 R4 RS R6 R7 LEGEND:
0.0 0.0 1.0 0.S 0.5 0.0 0.0 2.4 _ R4 FuncTons
3.s 5.0 u 1_._4 5.s o.s o_ _s L_._I _-tOOR_2
0.0 0.9 _ 1.0 ] 3.7 0.0 0.0 10.1 lind DDR4. Somedeveiopm_ mey
0.0 0.9 _ 0.0 0.0 0.0 0.0 8.0 occur in R3.2
Ada TOTAL 18.1 25.8 _ 50.5 85.3 46.0 21.4
C
C TOTAL
ASM
ASM TOTAL
OS 5.7
STSV 0.0
USE 7.4
NOS 0.0
SM 0.0
DSAR 0.0
MOO8 0.0
13.1
OS 4.5
STSV 0.0
USE 0.0
NOS 0.0
SM 0.0
DSAR 0.0
MODB 0.0
4.5
COTS OS 61.0
STSV 0.0
USE 26_0
NOS 0.0
SM 0.0
0.0
MODB 0.O
329.O
1.6 0.9 0.2 4.7 8.0 0.3 30.4 bmefnune
5.8 0.5 0.0 8.2 1.6 0.0 5.0 24.8
15.0 47.8 26.4 41.9 30.0 13.0 0.5 174.5 O NOS E._6.3 306.8 Relewe - not
de4ivlmld Io Field
until R4
2.3 0.0 2.0 2.0 0.6 2.0 (0.1) 14.5
0.9 0.O 0.0 0.0 0.O 0.O 0.0 0.O _/_ -'a_ _1_ -'-_----- ° Not_e,_ t_lq,ql_q_mm_|
12.2 5.4 | 6.1 7.7 | 30.3 6.1 31.0 11U delivered unUlR4
0.9 0.0 ' 0.5 2.1 0.0 47.5 gmmmmE
0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 I | USE functions
0.9 0.0 0.0 0.0 0.0 0.0 0.O 0.0 _ developed for RS,
0.0 3?_5 2.5 7.5 20.5 3.6 0.0 66.6 may not be deleted
untl MB5
50.5 37.9 19.5 17.2 61.0 13.8 30.9 243.9
COTSTOTAL
0.7 2.6 3.5 0.9 0.0 0.0 0.0 12.1
0.2 0.2 0.1 0.1 0.0 0.0 0.0 0.6
0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0
0.0 0.0 0.0 0.0 0.0 0.9 0.0 0.0
0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0
0.0 0.9 0.0 0.0 0.0 0.0 0.0 0.0
0.0 1.0 0.0 0.0 0.0 0.0 0.0 1.0
0.9 3.8 3.6 1.0 0.0 0.0 0.0 13.7
0.9 0.0 0.0 0.0 0.0 0.O 0.0 61.0
0.0 0.0 0.0 0.0 0.0 0.O 0.0 0.0
14.3 3.1 0.0 0.0 0.0 0.0 1.6 267.1
((_) 0.9 (_ 0.9 0.0 0.0 0.0 79.4
0.0 0.0 0.0 0.0 0.0 3.0 0.0 0.0
0.9 0.0 0.0 0.0 19.4 0.0 0.0 19.4
0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.O
69.9 3.1 23.8 0.0 19.4 0.0 1.5 446.8
OTHER OS
STSV
USE
NOS
SM
DSAR
MOI_B
OTHER TOTAL
TOTAL CUSTOM
TOTAL COTS
DMS TOTAL
0.0 0.0 0.0 0.0 0.0 0.0
0.0 0.0 0.0 0.0 0.0 0.0
0.9 0.0 0.0 0.0 0.0 0.0
0.0 0.0 0.0 0.0 0.0 0.0
0.0 0.0 0.O 0.0 0.0 O.0
0.0 0.0 0.0 0.0 0.0 0.0
0_0 0.0 _'.0 09 0.0 0.0
0.0 0.0 2.0 0.0 0.O 0.0
35.7 77.3 97.0 73.6 103.5 107.0
329.0 68.9 3.1 23.8 0.0 19.4
384.7 147.2 100.1 97.4 103.5 126.4 35,2 38.8
0.0 0.0 0.0
0.0 0.0 0.0
0.0 0.0 0.0
0.0 0.0 0.0
0.0 0.O 0.0
0.0 0.0 0.0
o.o 0.0 P_O
0.0 0.0 2.0
35.2 37.2 566.4
0.0 1.6 446.8
1013.2
2.3-4
Table 2.3-2. Hardware Modeling Parameters
CPU Speed with Baseline Instr.
Mix
RAM Size
Backplane Bus Latency
Interrupt Latency
(Priority/Normal)
DMA Latency
Mass Storage Size
Mass Storage Read Latency
Mass Storage Write Latency
Define Data Busses and
Dedicated I/O Channels by Type
(Discrete, Analog, Digital)
Bus/Channel Media Latency
Message length
Number of Connections
Response Time of RTs/Hests
Protocol (Message)
Overhead(ISO/OSI, TCP/IP, 1553,
etc.)
Bus/Channel Hardware Physical
Interface Latency
Bus/Channel Throughput Rates
Bus/Channel InterfaceUnit
Processing Latency
CPU ServiceTime Latency
Data Word Overhead
Buffer Capacity
Maximum Token Hold/Hand Off
Delays
Scan RatetI/O Operations per
sec)/Sampling Rate
On-Demand Scan Processing
Latency
Local Global
CPU Bus Bus MSU MDM
X X X
X
X
X
X X X
X X
X X
X X
X X
X X
X X
X X
X X
X X
X X
X X
X X
X
X
X
X
Dedicated
I/0
X
X X
X X
X X
X X
X X
X X
X X
X X
X
X X
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Table 2.3-3 defines the performance parameters that should be input to the model to define
the system loading and performance requirements. This table addresses the expected
performance of the system to be evaluated/modeled, the sizing and performance
parameters of the software required to perform the required task scenarios for the system to
be modeled and the expected data system loading for the system to be modeled. Software
sizing and performance and hardware loading requirements for the Space Station DMS are
expected to be extracted from the "DMS Resource Model" as discussed in Section 3.2.
Custom software tasking models for specific Space Station DMS tasks to be modeled may be
built as required by using the Appendix A '_DP Performance Measurements/Projections
and Constants.". The model input parameters for other systems will most likely be different
from the Space Station and will require definition prior to input to the model.
Table 2.3-4 defines the recommended model outputs in order to evaluate system
performance regardless of the particular system being evaluated.
2.3.4.2 _;vstem Performance Reoulrements
Tables 2.3-5CA), (B), and (C) from reference I page 3-210 allocates performance requirements
from the system level to DMS software CSCIs and also has a column for H/W (Us that is
mostly TBD.
2.3.4.3 DMS Estimated/Measured Performance
DMS software performance data has been gathered from a multitude of sources and is
summarized in Appendix A. The majority of the data in Appendix A was extracted from
Reference 4, the 'I3MS Resource ModeL" The data in Reference 4 consists of mostly
measured data with some estimates. The data source is referenced along with each
constant. The data in reference 4 was measured on a 3.1 MIP EDP. The data in Appendix A
was modified to more closely approximate the new 3.9 MIP EDP by the ratio multiplier of
3.9/3.1 to give a new estimated latency.
Measurements are yet to be made on the 3.9 MIP EDP. Data that was not included in
Reference 4, but was from another source is identified by an * and the source identified.
Source documents on how to use the data in Appendix A to calculate system performance
are Reference Documents 4B,7, 9 and 13 as defined in Appendix B.
-.,.j
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Table2.3-3.DMS PerformanceModel Input Parameters
CPU Local Bus Global Bus MSU
Task Software Size(SLOCSIFLOPS)
Task Software Execution Rate
Task SO._ Com_e_ty
Number and Identity of Cono2rre_t Tasks
Service Software Process_ OveThead
Process/ng/Rsspon_ Latency by Task (Tailored to
Application Program Reqtdrem, ents See Appendix A)
Task I/O Rates by Channel/Bus(Sample Data, I"M
Data, Journalin 8 Data to Data Base. Task to Task
Ccanmunications)
Protocol T_,_1553: ISO/OSL etc)
Bus Throughput Rate Requirements by Service Class
and Message Priority
Mass Memory Rle Accesses Size/Rates
Task _m Mass Memory Stora_;eRequirements
Measurements In by Sample Rate,
Type(analog/digital/discrete) and Size
Special.Measurement Processing Raquizemmts
(F.nsineerin _ Unit Conversion, etc.)
Commands Out by Rate and Type
Context/Task Switch Latency
Exception Handling Latency
X
X
X
X
X
X
X X X
X X X
X X X
X X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X X X X
MDM
X
X
X
X
X
X
X
X
X
X
VO
X
X
X
X
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Table 2.3-4. DMS Performance Model Outputs
• CPU U_on in KIPs by Task
• CPU Total U_lizafion in KIPs by Task
• RAM U_lim_on Requ/rements by Task in Kbyte,s
• RAM Total Utilization Requ/rements in Kbytes
• CPU Task Response _y
• Bus Loading by Task by Bus(Global and/or Local)
• Total Bus Loading by Bus(Global and/cr Local)
• Scan Latency by Special Proc,essing Requirement Type (Engineering Unit Conversion, etc.)
• Scan_ Digi_ Data
• Scan Latency Discrete Data
• Global Bus Bidirectional Throughput
• Local Bus Bi-directicoal Throughput
• Message Arrival Time Latency
• Mass Storage Utilization by Task
• Mass Storage Total UtiliTAtion
• File Retrieval Latency (Local)
• File Retrieval Latency (Remote)
• Dedicated I/O Channel Loading
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3. PROCESSING ALLOCATIONS AND LOADING
Section 3.1 provides the ground rules for allocation of the DMS resources to itself and to
applications including processor utilization limitation limits from Preliminary Design
Review (PDR) through Flight Readiness Review (FRR), discusses common allocations of
hardware unit capacities to satisfy DMS and user requirements, allocation of the DMS
resources by type and by mission build stage to all applications and the allocation of SDP
Resources to specific WP-2 Applications.
Section 3.2 1 provides summaries extracted from Reference #4A Rev. 2 of the best estimates
presently available of the DMS loading from MB-2 to MTC at a application(task) level.
Section 3.2.2 provides the SDP load calculations for Work Package (WP)-I, WP-4 and CSA in
depth. The load calculations for the WP-2 applications, Guidance, Navigation and Control
(GN&C), External Active Thermal Control System (EATCS), and Communications and
Tracking (C&T), in Section 3.2.2.1 are presented at a detailed level by function with the
Secondary Electrical Power System (SEPS) and Rotary Joint System (RJS) being very
approximate. Similarly, detailed load calculations for WP-1 are presented in Section 3.2.2.2,
CSA in Section 3.2.2.3 and WP-4 in Section 3.2.2.4. Note that for all of these load
calculations, CPU loading is based on measurement of the operations as defined in
Appendix A using a 3.1 MIP SDP. The present EDP is a 3.9 MIP CPU, but measurements
have not yet been made on a 3.9 MIP EDP CPU. To approximately compensate for this speed
change in calculation of CPU loading until new measurements are made, the processing
times for the number of instructions required for an operation was decreased by the ratio of
3.1/3.9 in Reference 4A Rev. 2 "DMS Resource Model" calculations. DMS self usage
calculations are presented at the summary level in Tables 3.2-1, 3.2-2 and 3.2-3. No detailed
DMS calculations are presented in 3.2.2 as any DMS usage service requirements dependent
on system loading are allocated to the specific application using the service. Section 3.3
provides MDM allocation and loading estimates.
3.1 RESOURCE ALLOCATION
3.1.1 ALLOCATION GROUND RULES (from Reference Document #3 Rev. 2)
Processing resources are allocated to provide resources for all identified applications. In
addition, these allocations are limited to less than processor capacity to provide for the
growth in resource usage requirements that normally occurs during the development phase
of a program. The resource margin (the difference between the projected usage and the
3.1-1
allocation) is used to identify potential resource over commitments. The DMS is allocated
15% of the memory and 5% of the CPU utilizable capacity in the application EDPs.
Table 3.1-1 lists the worst case instantaneous utilization limits as defined in Reference #1
and Reference 3 Rev. 2.
The allocations apply to usage by DMS as well as the system application software developed
by the work packages and the CSA. Resources required by the DMS for its own purpose (e.g.
status messages, heartbeats, basic RODB Tables and ISO Associations) are bookkept against
the DMS. The allocations to the application software include any resources (such as local
bus I/O interrupts, RODB accesses and OS configuration data, etc.) provided by DMS on
behalf of the application software.
Table 3.1-1. Processor Utilization Limits by Development Milestone
RESOURCE PDR CDR FRR (PMC)
Processor-Based Memory 50% 65% 85%
CPU Capacity 50 % 50 % 65 %
Mass Storage 50% 65% 85%
50% 65% 85%Local Bus Throughput
3.1.2 COMMON ALLOCATIONS
Section 4.2 of Reference 3 Rev. 2 defines the common resource allocations and processing
capacities for the various categories of DMS provided processors. For convenience, these
allocations are shown below in Table 3.1-2. This table defines the total processor capacity,
the allocable capacity corresponding to the present PDR time frame, the allocation to DMS
and the user allocable resource capacity. Since no model presently exists for estimating
application software usage of MPACs, NIUs, BIUs, Bridges and Gateways, the total allocable
capacities are allocated to the DMS. Specific processor allocations to DMS, work packages
and the CSA are provided in paragraph 3.1.3 and 3.1.4.
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Table 3.1-2. Common Allocations
App1 EDP
NIU (NOS EDP)
BIU
MDM
Brid_e
Gateway
Total
Capacity
3,900
3,100
1,000
1,600
CPU CAPACITY
(measured In KIPS)
User
Allocable
Allocable DMS Allo-
Capacity cation
l#so 19s
1_50 1,550
5OO 5OO
8OO 48O
1._5o 1_5o
1,550 1,550
1¢755
32O
Total
Capacity
16,084
4,O96
256
2ro48
4,o96
RAM CAPACITY
(measure In KBytes)
Allocable
Capacity
8,042
2,048
128
1¢024
2,048
DMS
Alloca-
tion
2r458
2,048
128
35O
User
Allocable
5,584
674
3,100 2,048 -
3,100 4,096 2,048 2,048 -
In the case of the MDMs, there are two types of processor based memory, EEPROM and
RAM. MDM RAM allocation was defined in Table 3.1-2 above. MDM EEPROM is limited to
a 75% utilization of a 1024 Kbyte capacity. Specific allocations are shown in Table 3.1-3.
Table 3.1-3: Common MDM EEPROM Allocations (measured in Kbytes)
MDM
Available
Capacity
1,024
Allocable
Capacity,
768
DMS Allocation
350
User Allocable
418
Table 3.1-4 defines the mass storage allocations for the core systems MSUs. On stages 2-4 the
DMS and applications software loads only require 150 Mbytes out of the 400 Mbyte capacity.
The remaining 250 Mbytes of storage capacity are allocable for ZOE recording. As defined in
the DMS Architecture Control Document (ACD), the mass storage allocation to DMS is fixed
at 50 Mbytes from MB-2 onward for the core systems MSUs.
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Table 3.1-4. Common Mass Storage Capacity (measured in Mbytes)
Stages Total
Capaclty
Allocation
for Opera-
tlons
Available
Capacity
Allocable
Capacity
2 thru 4 400 250 150 75
MTC 400 TBD TBD TBD
PMC 400 TBD TBD TBD
DMS Allo-
catlon
User
Allocable
50 25
50 TBD
50 TBD
3.1.3 INDIVIDUAL ALLOCATIONS (from Reference Document #3 Rev. 2)
Table 3.1-5 lists the CPU allocations for the MB-2 SDP, the 2-Fr SDP, the 1-FT SDP, the
Payload SDP, the MSS SDP and all of the MSUs to the WP's, CSA, Charles Stark Draper
Laboratory (CSDL), Operations Planning System (OPS) and DMS. In Table 3.1-6, the RAM
allocations are defined for the same set of processors. The allocations of MB-2 SDP and MB-
2 MSU capacities only apply to MB-2 through MB-4 as these resources are not presently
planned for use after MB-4. A complete rational for all of the allocations in these tables can
be found in paragraph 4.3 of Reference 3 Rev. 2.
CPU capacities available for allocation at PDR time are provided in Table 3.1-2.
The RAM allocations in Table 3.1-6 to DMS for the 2-FT SDP and the 1-FT SDP include the
"fixed" allocations of 2,458 Kbytes plus 350 Kbytes for the Network SM portion of the DMS
System Manager. The RAM allocations on the 2-FT SDP and the 1-FT SDP are the same
because software functions for all core systems are loaded and remain memory resident
when any of the SDPs (1-4) is powered on.
It should also be noted that the allocations of RAM capacity do not account for the
Integrated Station Executive (ISE) as the ISE requirements are TBD. When ISE is resolved,
the allocations will be modified to include ISE.
The CPU allocations in Table 3.1-5 to DMS for the 2-FT SDP include the fixed allocation of
195 KIPS plus the additional CPU capacity required to perform the Network SM function.
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For the Mission Support System(MSS) SDP, Draper Labs is allowed 300 Kbytes for
Timeliner and the remaining allocable RAM capacity is available to CSA for their software
and Timeliner procedures. In terms of the allocable CPU capacity, DMS receives the fixed
allocation of 195 KIPS and the remaining capacity is allocated to CSA for the MSS
applications processing load and the execution of any Timeliner procedures.
3.1.4 ALLOCATION OF SDP RESOURCES TO WP-2
(from Reference Document #4A Rev. 2)
Table 3.1-7 is the recommended allocation of CPU resources to the various WP-2 applications.
This allocation is somewhat arbitrary and not presently binding.
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Table 3.1-5. CPU Allocations (measured in KIPS)
PFocessoF
MB-2 SDP
MB-2 MSU
2FT SDP
1FT SDP
MSU 1 (Stage 5)
MSU 2 (Stage 5)
MSUs I & 2
(MTC onward)
Payload SDP7
Payload MSU
WP-1
105
1,678
1,755
TBD
WP-2
1,355
1,376
77
TBD
TBD
WP4
295
310
CSA
TBD
CSDL OPS
TBD
TBD
TBD
TBD
DMS
195
TBD
264
195
TBD
TBD
TBD
195
TBD
Total
Allocable
1,950
1,950
_,950
1,950
L950
1,950
1,950
1,950
1,950
ZOE MSU
MSS SDPll 1,755
1,950
195
1,950
1,950
-,..j
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Table 3.1-6. RAM Allocations (measured in Kbytes)
Processor
MB-2 SDP
MB-2 MSU
2Fr SDP
1FT SDP
MSUs I & 2
Payload SDP
Payload MSU
ZOE MSU
MSS SDP
WP-1
2264
23.64
2,264
WP-2
2,188
2,188
2,188
TBD
WP-4
654
654
654
CSA
128
128
128
5,248
CSDL
30O
30O
30O
3OO
OPS
TBD
TBD
TBD
DMS
2,8O8
TBD
Total
Allocable
8,042
8,042
2,8O8 8,042
2,808 8,042
TBD
2,458
TBD
8,042
8,042
8,042
8,042
8,042
8,0422,458
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Table 3.1-7. WP-2 Resource Allocations, KIPS
SDP MB-2 2-FT at MB-5 1 FT at MB-5
GN&C 803 840
C&T 75 75 25
EATCS 80 80
RJS 150 150
SEPS 137 137
CHeCS 25 25 25
MTE 25 25
ISE 25 25 25
UIL 25 25
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3.2 SDP LOADING
The "SDP & MDM Resource Model" has been used to estimate the current resource loading
for the SDPs through MB-5(MTC). The loading is summarized in this section with the
detailed summary estimates by application presented in Section 3.2.2
3.2.1 SDP RESOURCE MODEL LOADING SUMMARY BY APPLICATION
(from Reference Document #4A Rev. 2)
Tabulated in this section are the current estimated loading requirements for the SDPs.
Input data to the resource model is based on surveys of DMS users. Section 5.0 of Reference
Document #4A Rev. 2 contains printouts of the detailed survey input data. This data is
being constantly refined. Surveys for SEPS and RJS are incomplete resulting in the data
included being very approximate.
a. Table 3.2-1 shows the summary estimated resource requirements for MB 2-4.
CPU usage is 2157 KIPS, 55% of capacity and 111% of allocation.
The
Table 3.2-2 shows the summary estimated resource requirements for MB-5 (MTC)
for the 2-FT SDP. The CPU usage is 3194 KIPS, 82% of capacity and 164% of
allocation.
Table 3.2-3 shows the summary estimated resource requirements for MB-5 (MTC)
for the 1-FT SDP. The CPU usage is 1246 KIPS, 32% of capacity and 58% of
allocation.
3.2-1
Table 3.2-1. MB 2-4 Resources
item CPU, KIPS Memory, KB TM Kb_s Notes
DMS 195 2400 .5 from R2 data
ISE 0 300 0 see 3.2.2.1.6
GN & C 1021 669 58.9 see 3.2.2.1.2
C&T ACS 22 152 2.2 see 3.2.2.1.3
RJS 300 150 TBD see 3.2.2.1.5
SEPS 200 170 16.0 see 3.2.2.1.7
CHeCS 20 100 2 see 3.2.2.1.8
UIL 0 600 0 see 3.2.2.1.9
WP-1 105 100 9.0 see 3.2.2.2; GCA
on MB-4
WP-4 294 378 20.0 see 3.2.2.4
CSA (363) 128 6.0 see 3.2.2.3; MSS
c/o on MB-3
WP-2 Total
Net Totals
1563
2157
2141
5019
79
109
132% of CPU
Allocation
111% of CPU
Allocation
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Table 3.2-2. MB-52-FTSDPResourceLoadingRequirements
Item
D_
Net SM
ISE
CPU, KIPS
195
117
Memory, KB
24OO
TM Kbps
3
0
350
TBD
.5
0
Notes
from R2 data
estimated
GN & C 1596 772 58.9
C&T ACS/SGS 80 170 4.4 see 3.2.2.1.3
EATCS 396 170 4.4 see 3.2.2.1.4:
MB-8
RJS 300 150 TBD see 3.2.2.1.5
SEPS 200 200 16.0 see 3.2.2.1.7
CHeCS 100 see 3.2.2.1.8
UIL 600 see 3.2.2.1.9
WP-1 2156 see 3.2.2.2
WP-4 310 530 21.0 see 3.2.2.4
2162
7598
2572
3194
84
106
WP-2 Total
Net Totals
186%ofCPU
Allocation
164% of CPU
Allocation
3.2-3
Item
DM5
Table 3.2-3.
CPU, KIPS
195
MB-5 1-FT SDP Resource Loading Requirements
Memory, KB TM Kbps
_5
Net SM
ISE 0 0
GN&C
C&T Video 25
EATCS
RJS
SEPS
CHeCS 50
UIL 0
WP-1 105
WP-1 871
WP-4
976
1246
WP-1 Total
2400
350
TBD
1100
150
170
150
200
100
600
100
2056
53O
2156
7598Net Totals
Notes
2.0 see 3.2.2.1.3
6.0
9.O
48.8 see 3.2.2.2; MB-6
58 58% of CPU
Allocation
64% of CPU
Allocation
66
3.2.2 SDP RESOURCE MODEL LOADING SUMMARY FOR EACH APPLICATION
(from Reference Document #4A Rev. 2)
Included in this section are the detailed MB-2 through MB-5 SDP loading summaries for
WP-2, WP-1, CSA and WP-4 application software.
3.2-4
3.2.2.1 WP-2 Model Res_l|_
A detailed resource requirements/loading summary is provided in the following
paragraphs for each WP-2 application as of 11/10/92.
3.2.2,1.1 DMS and Net SM Model Results
DMS self usage calculations are presented at the summary level in Section 3.2.1 with no
detail calculations presented in this section.
3.2.2.1.2 GN&C Model Results
GN&C resources were calculated for a MB-5 re-boost scenario, comprised of 3 Inertial Sensor
Assemblies OSAs), 2 Star Trackers (STs), 4 Primary Propulsion Modules (PPMs), and 4
Control Moment Gyros (CMGs). The results of these calculations are shown in Table 3.2-5.
CPU was calculated at 1596 KIPS of which FLOPS consumed 298 KIPS. FLOPS processing for
GN&C was estimated by the MDSSC MOODS model A breakdown of GN&C SLOCs by sub-
task and processing required for FLOPS expressed in KIPS is contained in Table 3.2-4.
The model data for the preceding scenario was then modified to the MB-2 configuration
consisting of 2 ISAs, 1 ST, 2 PPMs and 0 CMGs. The results of these calculations are shown
in Table 3.2-6. CPU was calculated to be 1021 KIPS. This is only an approximation as FLOPS
were not adjusted to account for the reduced hardware set supported and the differences
between OI1 and OI2 software releases were not considered.
Table 3.2-4. GN&C FLOPS/SLOC.s KIPS Estimates
System KSLOCS
3
FLOPS(KIPS)
none
Art. Det. 78 187
Att. Cntl. 41 17
P&S 16 66
Guidance 15 13
Nav. 13 15
GN&C PPC 8 0
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Table 3.2-5. MB-5 GN&C DMS Resource Requirements(REVG_MB5.XLS)
DMS Resource Requirement Model - Rev. G.1
11/10/92 EOP RAM (KBytes) NIU Throughput (Kbps)
Ada Executable 519.69 Attribute Journalling 18.95
System: GN&C Heap Size 0.03 Attribute Telemetry 58.88
Company: IBM Stack Size 1.95 Atlribute I/O 26.17
POINT OF CONTACT: KEITH CULLEY/8720 EDP Local Dir 0.03 Action I/(3 0.00
DMS Point of Contact: EDP Op. Attr. 0.03
Assembly Sequence: EDP Component 0.00
Mode: Action I/O Queue 0.00
Joumalling Table 0.12 NIU Throughput (Msgs/Sec)
TOL Table 3.92
Handle Size 67.71
Scan Table 171.30 Auribute Joumalling 0.03
Summary Information Control Table 6.90 At_'ibute Telemetry 0.03
Totals Attribute I/O 0.01
Action I/O 0.03
RAM(KB)
Non-FLOPS Proc. (KIPS)
FLOPS Proc. (KIPS)
Total Prec. (KIPS)
Mass Storage (KB)
Bus Throughput (Kbps)
NIU Throughput (Kbps)
Unique SLOGs
Statistics
NI U Throughput (Msgs/Sec)
Bus Throughput (Msgs/Sec)
Bus Throughput (Meim/Sec)
Worst Case Task Rate (Hz)
Average Task Rate (Hz)
Sensor Summary
771.59
1297.98
298.00
1595.98
519.69
51.28
104.03
17323
0.01
0.12
5.50
5.00
0.62
Discretes 2584
Analogs 672
16-bit fixed 152
32-bit fixed 18
32-bit floats 0
64-bit fixed 0
poly eucs 788
piece eucs 0
Non-FLOPS Prec. (KIPS)
Ada Non-FLOPS 175.76 Bus Throughput (Kbps)
Task Overhead 7.74
Inner Lo_ B_t 87.070 0 Action I/O 0.00
Outer Loop 72.23 Scan Lists 43.96
NIU/MBII 75.26 Control Lists 7.32
Other STSV 25.42
Remote Rd/Wr 65.68
Cond.Conv. O.OO Bus Throughput (Msgs/Sec)Action Wdte 0.00
Action Read 0.00
Response Read 0.00
Response Write 0.00 Acl_n I/O 0.00Scan Lists 0.09
BIU/MBII 91.15 Control Lists 0.03
Joumalling 0.00
Scan Meas. 160.05
Scan Message 22.82
Scan 41.16
Polynomial EUC 225.50
Piecewise Unear 0.00 Bus Throughput (Meas/Sec)
Event 0.OO
Data Derivation 0.00
Control Meas. 20.76 Scan Lists 5.27
Control Message 7.12 Control Lists 0.23
Control 215.26
451.52
FLOPS Proc. (KIPS)
Unary FLOPS 0.03
Complex FLOPS 0.00
Effector Summary
Discretes 75
Analogs 0
16-bit fixed 54
32-bit fixed 9
32-bit floats 0
64-bit fixed 0
p!oy eucs 63
pmeceeucs 0
243.15 Mass Memory (KB)
Ada 519.69
Local Directory 0.03
cOP.AtlT. Table 0.03
omponent Table 0.00
Files 0.00
Telemetry Summary 35.89
Joumalling Summary 18.27
Attribute I/O Summary 274.49
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Table 3.2-6. MB-2 GN&C DMS Resource Requirements(REVG_MB2.XLS)
DMS Resource Requirement Model - Rev. G. 1
11 / 10/92
System: GN&C
Company: IBM
POINT OF CONTACT: KEITH CULLEY/8720
DMS Point of Contact:
Assembly Sequence:
Mode: 2 ISA, 1 ST, 2 PPM, 0 CMG
Summ% sO a on
RAM(KB) 668.84
Non-FLOPS Proc. (KIPS) 723.49
FLOPS Pro¢. (KIPS) 296.00
Total Proc. (KIPS) 1021.49
Mass Storage (KB) 519.69
Bus Throughput (Kbps) 21.23
NIU Throughput (Kbps) 104.00
Unique SLOCs 17323
Statistics
N IU Throughput (Msgs/Sec)
Bus Throughput (Msgs/Sec)
Bus Throughput (Meas/Se¢)
Worst Case Task Rate (Hz)
Average Task Rate (Hz)
Sensor Summary 184.O4
Oiscretes 1149
Analogs 224
16-bitfixed 71
32-bit fixed 12
32-bit floats 0
64-bit fixed 0
poly eucs 280
piece eucs 0
Effector Summary
Discretes 24
Analogs 0
16-bit fixed 23
32-bit fixed 6
32-bit floats 0
64-bit fixed 0
ploy eucs 29
piece eucs 0
17.31
0.01
0.04
2.36
5,00
0.62
EDP RAM (KBytas)
Ada Executable 519.69
Heap Size 0.00
Stack Size 1.95
EDP Local Dir 0.00
EDP Op. Attr. 0.00
EDP Component 0.00
Action VO Queue 0.00
Jou mailing Table 0.12
TOL Table 3.92
Handle Size 67.71
Scan Table 72.80
Control Table 2.65
Non-FLOPS Proc. (KIPS)
Ada Non-FLOPS 156,89
Task Overhead 7.74
Inner Loop B_,te 87.07
Inner Loop Bit 0.00
Outer Loop 72.23
NIU/MBII 78.26
Other STSV 25.42
Remote Rd/Wr 65.68
Cond.Conv. 0.00
Action Write 0.00
Action Read 0.00
Response Read 0.00
Response Write 0.00
BIU/MBII 28.85
Joumalling 0.00
Scan Meas. 65,32
Scan Message 9.18
Scan 42.16
Polynomial EUC 67.38
Piecewise Linear 0.00
Event 0.00
Data Derivation 0.00
Control Meas. 2.33
Control Message 1.09
Control 13.89
NIU Throughput (Kbps)
Atlribute JoumaJfing 18.95
Attribute TelemeW 58.88
Attribute I/O 26.17
Action I/O 0.00
NIU Throughput (Msgs/Sec)
Ata'ibute Joumailing 0.00
Attribute TelemeW 0.00
Attribute I/O 0.01
Ac_on I/0 0.00
Bus Throughput (Kbps)
Aclion I/O 0.00
Scan Lists 18.76
Conlzol Lists 2.47
Bus Throughput (Msgs/Sec)
Action I/O 0.00
Scan Lists 0.04
Control Lists 0.00
FLOPS Proc. (KIPS)
Unary FLOPS 0.00
Complex FLOPS 0.00
Bus Throughput (Meas/Sec)
Scan Lists 2.34
Control lists 0.03
Mass Memory (KB)
Ada 519.69
Local Directory 0.00
Op. Attr. Table 0.00
Component Table 0.00
Files 0.03
Telemetry Summary
Joumalling Summary
Attribute I/O Summary
35.89
18.27
274.49
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3.2.2.1.3 WP-2 C&T Model Results
The C&T resources for MB-2 is comprised of only the Assembly-Contingency-Sub-System
(ACS) for S-band. No audio is active so the full ACS bandwidth is available for data. ACS
CPU processing is estimated to be 22 KIPS. Table 3.2-7 is a summary of the estimated SDP
loading from C&T ACS for MB-2.
At MB-5, ACS is joined by the Space-to Ground Subsystem (SGS) for KU-band in the 2-FT
SDP. SGS CPU processing is estimated to be 58 KIPS The total KIPS for MB-5 is equal to the
sum of ACS(Table 3.2-7) and SGS (Table 3.2-8) for a total of 80 KIPS.
For the 1-FT SDP the total C&T processing load is estimated to be 25 KIPS. The scenario
consists of 4 video cameras.
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Table 3.2-7. C&T, 2-FT-ACS Resource Requirements(REVG_CT2.XLS)
DMS Resource Requirement Model - Rev. G. 1
11/10/92
System:
Company:
POINT OF CONTACT:
DMS Point of Contact:
Assembly Sequence:
Mode:
EDP RAM (KBytes)
Su mma.lrJoL_sormatJon
J RAM(KB)
Non-FLOPS Proo. (KIPS)
J FLOPS Proc. (KIPS)
Total Proc. (KIPS)
J Mass Storage (KB)Bus Throughput (Kbps)
NIU Throughput (Kbps)
I Unique SLOCs
NIU Throughput (Kbps)
Statistics
NIU Throughput (Msgs/Se¢)
Bus Throughput (Msgs/Sec)
Bus Throughput (Meas/Se¢)
Worst Case Task Rate (Hz)
Average Task Rate (Hz)
Sensor Summary
Discretes 6
Analogs 0
16-bit fixed 63
32-bit fixed 0
32-bit floats 0
64-bit fixed 0
ploy eucs 0
piece eucs 0
Ada Executable 144.18
Heap Size 0.00 Attribute JournaUing 0.00
C&T, 2FT - ACS Stack Size 3.54 Attribute TelemeW 2.25
GE EDP Local Dir 0.00 AtCibute VO 0.00
EDP Op. Attr. 0.00 Ac_on I/O 0.00
0.00EDP Component
Action I/O Queue 0.00
Joumalling Table 0.01
TOL Table 0.15
Handle Size 0.05 NIU Throughput (Msgs/Sec)
Scan Table 3.45
Control Table 0.20
151.58
21.90
0.00
21.90
155.90
1.82
2.25
4806
0.00
0.01
0.07
1.00
0.10
Non-FLOPS Proc. (KIPS)
Ada Non-FLOPS 3.70
Task Overhead 0.93
Inner Loop B_e 0.48
Inner Loop Bit 0.00
Outer Loop 5.61
NIU/MBII 0.00
Other STSV 0.00
Remote Rd/Wr 0.00
Cond.Conv. 0.00
Action Wdte 0.00
Action Read 0.00
Response Read 0.00
Response Write 0.00
BIU/MBII 1.23
Joumalling 0.00
Scan Meas. 4.72
Scan Massage 2.03
Scan 1.05
Polynomial EUC 0.06
Piecewise Linear 0.00
Event 0.00
Data Derivation 0.00
Control Meas. 0.06
Control Message 0.05
Control 1.98
7.87
Atlribute Joumalling 0.00
Attribute Talemelry 0.00
Attribute I/O 0.00
Action I/O 0.00
Bus Throughput (Kbps)
Action I/O 0.00
Scan Lists 1.79
Control Lists 0.03
Bus Throughput (Msgs/Sec)
Action I/O 0.00
Scan Lists 0.01
Control Lists 0.00
Bus Throughput (Meas/Sec)
Scan Lists 0.07
Control Lists 0.00
Effector Summary
Discretes 0
Analogs 0
16-bit fixed 4
32-bit fixed 0
32-bit floats 0
64-bit fixed 0
poly eucs 4
piece eucs 0
Telemetry Summary
Journalling Summary
Attribute I/O Summary
2.10
0.40
0.00
5.69
FLOPS Proc. (KIPS)
Unary FLOPS 0.00
Complex FLOPS 0.00
Mass Memory (KB)
Ada 144.18
Local Directory 0.00
Op. Attr. Table 0.00
Component Table 0.00
Files 11.72
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Table 3.2-8. C&T, 2-FT-SGS Resource Requirements(REVG_CI'l.XLS)
DMS Resource Requirement Model - Rev. G.1
11/10/92
System:
Company:
POINT OF CONTACT:
DMS Point of Contact:
Assembly Sequence:
Mode:
C&T, 2FT - SGS
GE
I
Summary Information
I Totals
J RAM(KB)
Non-FLOPS Pro¢. (KIPS)
J FLOPS Pro<=.(KIPS)
Total Pro¢. (KIPS)
I MassStor=ge(KB)Bus Throughput (Kbps)
NIU Throughput (Kbps)
I Unique SLOCs
t
19.15
58.41
0.00
58.41
13.86
2.70
2.18
462
Statistics
NIU Throughput (Msgs,tSeu)
Bus Throughput (Msge/Sec)
Bus Throughput (Meas/Se¢)
Worst Case Task Rate (Hz)
Average Task Rate (Hz)
0.00
0.01
0.10
1.00
1.00
Sensor Summary
Discretes 18
Analogs 0
16-bit fixed 72
32-bit fixed 0
32-bit finals 0
64-bit fixed 0
polyeucs 0
piece eucs 0
19.94
Effector Summary 10.48
EDP RAM (KBytes)
Ada Executable 13.86
Heap Size 0.00
Stack Size 0.30
EDP Local Dir 0.00
EDP Op. Attr. 0.00
EDP Component 0.00
Action I/O Queue 0.00
Joumalling Table 0.00
TOL Table 0.11
Handle Size 0.17
Scan Table 4.50
Control Table 0.20
Non-FLOPS Pro¢. (KIPS)
Ada Non-FLOPS
Task Overhead
Inner Loop BYtteInner Loop
Outer Loop
NIU/MBII
Other STSV
Remote Rd/Wr
Cond.Conv.
Action Write
Action Read
Response Read
Response Write
BIUIMBII
Joumalling
Scan Meas.
Scan Message
Scan
Polynomial EUC
Piecewise Unear
Event
Data Derivation
Control Meas.
Control Message
Control
FLOPS Proc. (KIPS)
Unary FLOPS 0.00
Complex FLOPS 0.00
NIU Throughput (Kbps)
Attribute Joumalling 0.00
Attribute Telemetry 2.18
Atlfibute I/O 0.00
Action I/O 0.00
NIU Throughput (Msgs/Sec)
Altribute Joumalling 0.00
Attribute Telemelry 0.00
Attribute I/O 0.00
Action I/O 0.00
3.70
0.93
0.63
0.00
13.52
0.00
0.00
0.00
0.00
0.00
0.00
0.00
0.00
9.21
0,00
6.11
2.98
10.54
0.31
0.00
0.00
0.00
0.31
0.25
9.92
Bus Throughput (Kbps)
Action I/0 0.00
Scan Lists 2.56
Control Usls 0.14
BusThroughput(Msgs/S_)
Action I/0 0.00
Lists 0.01
Control Usts 0.00
Bus Throughput (Meas/Sec)
Scan Lists 0.09
Control Lists 0.00
Discretes 0
Analogs 0
16-bit fixed 4
32-bit fixed 0
32-bit floats 0
64-bit fixed 0
p!oy eucs 4
piece eucs 0
Mass Memory (KB)
Ada 13.86
LocalDirectory 0.00
Op. A_. Table 0.00
Component Table 0.00
Files 0.00
Telemetry Summary
Joumalling Summary
Attribute I/0 Summary
0.43
0.00
13.72
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3.2.2.1.4 EATCS Model Results
No CPU Resources are required for Thermal Conditioning System (TCS) prior to MB-5.
The calculations shown in Table 3.2-9 are for MB-8. At MB-8, 3 TCS loops become available.
The scenario used for the calculations has 2 Low Temp Loops active and the Medium Temp
Loop in start-up. The CPU processing requirements calculated are 396 KIPS, of which 200
KIPS are estimated for the Radiator pointing calculations.
3.2.2.1.5 RJS - TBD
No detailed estimates are available. Estimated resource requirements in Section 3.2.1
should be used until detailed estimates become available.
3.2.2.1.6 ISE
No cyclic transfers required. Code size of about 10,000 SLOCS. At 30 Bytes per SLOC, 300
Mbytes of memory are required. CPU processing requirements are TBD.
3.2.2.1.7 SEPS
No detailed estimates are available. Estimated resource requirements in Section 3.2.1
should be used until detailed estimates become available.
3.2.2.1.8 Crew Health Care System (CHeCS) Data
Resource requirements are summarized in Section 3..2.1. Binary Data Transfer (BDT) is
used to send data from the CHeCS ORU to the SDP for transfer on to the MSU.
For MB-2 a block of 4 K'bytes will be sent every 30 seconds. MB-2 CPU processing is estimated
to be 20 KItXj.
For MB-5, 2 blocks of 4 Kbytes will be sent every 30 seconds plus about 100 Bits/second for
Fault Detection, Isolation and Recovery (FDIR).
Software size of 100 Kbytes is estimated to be sufficient.
Telemetry consists of 2 Kbps at MB-2 increasing to 6 Kbps at MB-5.
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Table 3.2-9:EATCSResourceModel Requirements(MB-8)(REVG_TCS.XLS)
DMS Resource Requirement Model- Rev. G.1
11110/92
System:
Com :PO, &FCONTACT:
DMS Point of Contact:
Assembly Sequerme:
Mode:
EATCS
SummarTYo_sf°rrnati°n I
RAM(KB) 170.56 I
Non-FLOPS Prec.(KIPS) 169.96 I
FLOPS Prec. (KIPS) 26.32
Total Prec. (KIPS) 396.28
Mass Storage (KB) 147.78 I
Bus Throughput (Ki_s) 5.88
NIU Throughput (Kbps) 6.37 I
Unique SLOCs 4926_/
Statistics
NIU Throughput (Msge/Sec) 0.00
Bus Throughput (Ms_) 0.01
Bus Throughput (Meks/Sec) 0.42
Worst Case Task Rate (Hz) 1.00
Average Task Rate (Hz) 0.00
Sensor Summary 77.67
Discretes 216
Analogs 204
16-bit fixed 0
32-bit fixed 0
32-bit floats 0
64-bit fixed 0
po.ly eucs 204
pmeceeucs 0
EDP RAM (KBytes)
Ada Executable 147.78
Heap Size 0.00
Stack Size 0.24
EDP Local Dir 0.00
EDP Op. Attr. 0.00
EDP Component 0.00
Action I/O Queue 0.00
Joumalling Table 0.02
TOL Table 1.19
Handle Size 0.33
Scan Table 21.00
Control Table 0.00
Non-FLOPS Prec. (KIPS)
Ada Non-FLOPS 12.11
Task Overhead 0.93
Inner Loop B_e 3.65
Inner Loop Bit 9.89
Outer Loop 16.49
NIU/MBII 18.41
Other STSV 12.40
Remote Rd/Wr 12.28
Cond.Conv. 0.00
Action Wdta 0.00
Action Read 0.00
Response Read 0.93
Response Wdts 0.00
BIU/MBII 6.14
Journalling 0.93
Scan Meas. 17.36
Scan Message 2.23
Scan 10.54
Polynomial EUC 47.53
Piecewise Linear 0.00
Event 0.00
Data Derivation 0.00
Control Meas. 0.00
Control Message 0.00
Control 0.00
FLOPS Prec. (KIPS)
Unary FLOPS 5.40
Complex FLOPS 4.50
NIU Throughput (Kbps)
Attribute Joumalling 0.44
Attribute Telemetry 4.35
Attribute I/O 1.58
Action l/O 0.00
NIU Throughput (Msgs/Sec)
Attribute Joumalling 0.00
Attribute Telemetry 0.00
Attribute I/0 0.00
Action I/O 0.00
Bus Throughput (Kbps)
Action I/0 0.93
Scan Lists 5.88
Control Lists 0.00
Bus Throughput (Msgs/Sec)
Aclion I/O 0.00
Scan Lists 0.01
Control Lists 0.00
BUsThroughput(Meas/Sec)
Scan Lists 0.42
Conlml Usts 0.00
Effector Summary
Discretes 0
Analogs 0
16-bitflxed 0
32-bit fixed 0
32-bit floats 0
64-bit fixed 0
p!oy eucs 0
p_ece eucs 0
0.00 Mass Memory (KB)
Ada 147.78
Local Directory 0.00
Op. Attr. Table 0.00
Component TaMe 0.00
Files 0.00
Telemetry Summary
Joumailing Summary
Attribute I/O Summary
18.90
11.04
43.18
,..j
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3.2.2.1.9 UIL Data
The UIL/Timeliner estimate assumes that the calling system is charged for the processing
used, so the UIL KIPS will be zero.
3.2.2.2 WP-1 Model ResultF
The MB-4 CPU processing required is estimated to be 105 KIPS.
Following lab installation, the WP-1 sub-systems modeled are Air Revitalization
System(ARS), Atmospheric Control & Supply Subsystem(ACSS), Electrical Power System
(EPS), Fire Detection & Suppression System(Fl_), Internal Thermal Control System (ITCS),
Mixed Waste Gas Subsystem(MWS), SM and Water Recovery & Management Subsystem
(WRM). Table 3.2-10 contains a summary of the calculation for WP-1. The MB-6 usage
determined for these system is 871 KIPS.
3.2.2.3 CSA Model Results
The MB-3 CSA usage determined for the MSS checkout is 363 KIPS for non-cyclic checkout.
As shown in Table 3_.-11 the MB-6 CSA usage determined is 2480 KIPS. This software runs
on SDP-11 to be installed with MB-5.
3.2.2.4 WP-4 Model Results
3.2.2.4.1 MB-2 Worst Case
The overall WP4 CPU processing requirements for a worst case scenario that includes
diagnostic processing is shown in Table 3.2-12 and is calculated to be 294 KIPS.
3.2.2.4.2 MTC Normal Operations
The nominal WP-4 CPU processing requirements at MB-5 is calculated to be 310 KIPS as
shown in Table 3.2-13.
3.2-13
Table 3.2-10.
DMS Resource Requirement Model - Rev. G.1
11/10/92
System: WP1
Compan : Boeing
POINT _F CONTACT:
DMS Point of Contact:
Assembly Sequence:
Mode:
Summary Information
Totals
RAM(KB)
Non-FLOPS Proc. (KIPS)
FLOPS Proc. (KIPS)
Total Proc. (KIPS)
Mass Storage (KB)
Bus ThroughPut (Kbps)
NIU Throughput (Kbps)
Unique SLOCs
2056.05
839.09
31.43
870.52
801.44
61.23
57.13
18393
Statistics
NIU Throughput (Msgs/Se¢)
Bus Throughput IMSMegS/_¢_cIBus Throughput
Worst Case Task Rate (Hz)
Average Task Rate (Hz)
Wpol Resource Requirements(REVG_WFI.XLS)
Sensor Summary
Discrems 1306
Analogs 481
16--bitfixed 2030
32-bit fixed 100
32-bit floats 0
64-bit fixed 0
poly eucs 203
piece eucs 177
488.37
Effector Summary
Discmtes 503
Analogs 73
16-bit fixed 462
32-bit fixed 1
32-bit floats 0
64-bit fixed 0
p.loyeucs 49
piece euce 0
4.59
0.01
174.00
2122
2.07
0.63
EDP RAM (KBytes) NIU Throughput (Kbps)
Ada Executable 863.94
Heap Size 0.00
Stack Size 18.36
EDP Local Dir 160.62
EDP Op. Atlr. 384.62
EDP Component 243.63
Action I/0 Queue 3.06
Joumalling Table 9.42
TOL Table 20,13
Handle Size 6.97
Scan Table 278.95
Control Table 66.95
Attribute Joumalling 4.08
ABribute Telemetry 48.81
Attribute I/O 0.00
Actien I/O 4.24
NIU Throughput (Msgs/Sec)
Atlfibule Journalling 0.00
Atlribute TelemeW 0.01
Ataibute I/O 0.00
Action VO 0.00
Non-FLOPS Proc. (KIPS)
Ada Non-FLOPS 24.50
Task Overhead 4.54
Inner Loop _Byte 66.03
Inner Loop Bit 0.02
Outer Loop 53.53
NIU/MBII 37.20
Other STSV 75.16
Remote Rd/Wr 0.00
Cond.Conv. 0.00
Action Write 50.74
Action Read 10.60
Response Read 0.00
Response Write 0.00
BIU/MBII 15.21
JoumaJling 8.54
Scan Meas. 265.95
Scan Message 36.g3
Scan 6.55
Polynomial EUC 31.14
Piecewise Linear 145.27
Event 0.54
Data Derivation 0.00
Control Meas. 1.81
ControlMessage 0.43
Control 2.36
Bus Throughput (Kbps)
Action I/O 4.86
Scan Usts 56.01
Conlrol Lists 0.36
Bus Throughput (Msgs/Sec)
Action I/O 14.00
Scan Lists 156.00
Control Lists 2.00
Bus ThroughPut (Meas/Sec)
Scan Lists 2107
Control Lists 15
FLOPS Proc. (KIPS)
Unary FLOPS 24.50
Complex FLOPS 6.92
MassMemory(KB)
Ada 18.36
Local Directory 160.02
Op. AtIr. Table 384.62
Component Table 238.44
Files 0.00
Talernetry Summary
Joumalling Summary
Al_"ibute I/O Summary
178.57
3.05
50.36
._..j
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Table 3.2-11. Mobile Servicing System Resource Requirements(SDPG1.XLS)
DMS Resource Requirement Model - Rev. G.1
11110/92 EDP RAM (KBytes) NIU Throughput (Kbps)
System: Mobile Servidng System
Company: SPAR Aerospace Ltd.
POINT OF CONTACT: Ed Brewer, N. Tdpathy
PAR), Don Peterson (C)
Point of Contact:
Assembly Sequence:
Mode:
! I
I RAM(KB) 1211.06I
Non-FLOPS Proc_ (KIPS) 2480.82
I FLOPS Proc. (KIPS) 0.02 I
Total Proc. (KIPS) 2480.84
I Ma=S=_a (KS
ThrouaP_t(!)")gnpu ,,ops 67_.3917o.32IBus
I NIUThroughput(Kbps) 62.95 I
Unique SLOCs 32515
StatLsl_cs
NIU Throughput (Msgs/Sec) 0.05
Bus Throughput 7.96
Worst Case Task Rate (Hz) 20.00
Average Task Rate (Hz) 8.67
Sensor Summary 892.05
Discretes 850
Analogs 0
16-bit fixed 1481
32-bit fixed 116
32obit floats 0
64-bit fixed 0
poly eucs 0
piece eucs 0
Ada Executable 975.45 Atlribute Joumalling 0.00
000 57462.21 At_ibute I/O 5.05
EDP Local Dir 70.87 AclJort I/O 0.44
EDP (31).AUr. 3.84
3.93 NIU Throughput (Msgs/Sec)
Joum/ling Table 0.01
TOL Table 5.39 Attribute Journalling
Handle Size 4.67 At_'ibute Telemetry 0.000.05
Scan Table 122.35 Atlribute I/O 0.00Control Table 2.70 Act_n I/O 0.00
Non-FLOPS Proc. (KIPS)
Ada Non-FLOPS 3.18
Task Overhead 48.36
nner Loop _Byte_ 167.52
nner Loop Bit 384.38
Outer Loop 130.60
NIU/MBII 150.99
Other STSV 292.64
Remote Rd/Wr 6.14
Cond.Conv. 0.00
Action Write 0.00
Action Read 14.68
Response Read O.05
159.50
Jomnalling 9.27
Scan Meas. 640.14
Scan Message 88.64
Scan 163.37
Pdynomial EUC 0.05
Plecewise Linear 0.00
Event 0.00
Data Derivation 0.05
Control Meas. 18.05
Control Message 4.96
Con_ol 198,40
FLOPS Pro¢. (KIPS)
Unary FLOPS 0.02
Complex FLOPS 0.05
Bus Throughput (Kbps)
Action I/O 0.00
Scan Lists 165.52
Control Lists 4.80
Bus Throughput (Msgs/Sec}
Action I/O 0.00
Scan LLsts 0.36
Control Lists 0.02
BusThroughput(Meas/Sec)
Scan Lists 7.74
ConlTOl Lists 0.22
Effector Summary
Discretes 18
Analogs 0
16-bit fixed 36
32-bit fixed 0
32-bit floats 0
64-bit fixed 0
poly eucs 0
piece eucs 0
221.42
Mass Memory (KB)
Ada 975.45
Local Directory 70.87
Op. Attr. Table 3.64
Component Table 112.13
Files 4577.10
Telemetry SummarJ
Joumalling Summary
Attribute [K) Summary
587.98
0.00
544.30
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Table 3.2-12. WP-4 Electrical Power System MB-2 Worst Case Processing Load
[WP4MB2.XLS)
DMS Resource Requirement Model - Rev. G.1
11110/92
System: Electric Power System
Company: Rocketdyne Date: 10/21/92
POINT OF CONTACT: Zarik Boghoesian, T=n Nguyen
DMS Point of Conlact: WP-04
Comment: Worst Case; Including Diagnostic Telemetry
Date: 11/3/92
r 1
Summary Information
I Totals I
I RAM(KB) 377.63I
Non-FLOPS Proc. (KIPS) 208.39
I FLOPS Proc. (KIPS) 85.63 J
Total Proc. (KIPS) 294.02
I MassStorage (KB) 255.66 I
Bus Throughput (Kbps) 31.19
I NIU Throughput (Kbps) 21.16 jUnique SLOCs 8400
Statistics
NIU Throughput (Msgs/Sec) 0.00
Bus Throughput (M,sgs/Sec) 49.20
Bus Throughput (Meas/Sec) 1133
Worst Case Task Rate (Hz) 1.00
Average Task Rate (Hz) 0.24
Sensor Summary 93.89
Disa'etes 0
Analogs 993
16-bit fixed 34
32-bit fixed 105
32-bit floats 0
64-bit fixed 0
poly eucs 0
piece eucs 0
EDP RAM (KByI_)
Ada Executable 25Z00
o0o16.60
EDP Local Dir 3.66
EDP Op. Attr. 0.00
=776.92
Journallin9 Table 0.01
TOL Table 8.5O
Handle Size O.53
Scan Table 55.60
Control Table 0.05
Non-FLOPS Proc. (KIPS)
Aria Non-FLOPS 14.20
T=,=k Overhead 1.12
Inner Loop _ 26.36
Inner Loop Bit 8.78
Outer Loop 10.55
NIU/IdBII 9.21
Olher STSV 18.60
Remote Rd/Wr 0.00
Cond.Conv. 0.00
Action Write 7.44
Action Read 0.00
Response Read 0.00
Response Write 0.00
BIU/MBII 6.14
Joumelling 1.85
Scan Meas. 76.96
.scanU_ge 11.63
Scan 5.27
Polynomial EUC 0.00
Piecewise Unear 0.00
Event 0.00
Data Derivation 0.00
Conlml Mees. 0.09
Control Message 0.25
Control 9.92
FLOPS Proc. (KIPS)
Unary FLOPS 85.63
Complex FLOPS 0.00
NIU Throughput (Kbps)
Atlfibute Joumalling 0.00
Agribute TelemeW 20.46
Atlnbute I/O 0.00
Action I/O 0.70
NIU Throughput (Msgs/Sec)
Attribute Joumalling 0.00
Attribute Telemetry 0,00
Attribute I/O 0.00
Action I/O 0.00
Bus Throughput (Kbps)
Action I/O 0.43
Scan Lists 30.32
Conlzol Lists 0.44
Bus Throughput (Msgs/Sec)
Action I/O 1.20
Scan Lists 47.00
Control Lists 1.00
Bus Throughput (Meas/Sec)
Scan Usts 1132
Control Lists 1
Effector Summary
Discretes 0
Analogs 0
16-bitflxed 0
32-bit fixed 1
32-bit floats 0
64-bit fixed 0
po.ly eucs 0
piece eucs 0
10.26 Mass Memory (KB)
Ada 252.00
Local Directory
Op. Attr. Table 3.660.00
Component Table 0.00
Files 0.00
Telemetry Summary
Joumailing Summary
Attribute I/0 Summary
63.09
0.00
10.41
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Table 3.2-13.WP-4ElectricalPower System MB-S(MTC0 Nominal Processing Load
(WP4MTCN3CLS)
DMS Resource Requirement Model - Rev. G.1
11110/92 EDP RAM (KBytes)
System: Electdc Power System
Company: Rockeclyne Date: 10/20/92
POINT OF CONTACT: Zarik Boghossian, Tin Nguyen
DMS Point of Contact: WP-04
Comment: Normal Case; No Diagnostic Telemetry
Date: 11/3/92
Ada Executable 252.00
Heap Size 0.00
Stack Size 16.60
EDP local Dir 26.78
EDP Op. ABr. 0.00
EDP Component 136.90
Action I/O Queue 20.30
Joumalling Table 0.01
TOL Tal_e 8.22
Handle Size 1.52
Scan Table 67.65
Control Table 0.15
RAM(KB) 530.13 I
Non-FLOPS Proc. (KIPS) 224.54
FLOPS Proc. (KIPS) 85.63 I
Total Proc. (KIPS) 310.17
Massstorage(KS) 278.78 I
Bus Throughput (Kbps) 33.27
NIU Throughput (Kbps) 21.66 J
Unique SLOCs 8400
L
Statistics
NIU Throughput (Msgs/Se¢) 0.00
Bus Throughput (Msgs/Sec) 58.20
Bus Throughput (Meas/Sec) 1356
Worst Case Task Rate (Hz) 1.00
Average Task Rate (Hz) 0.24
Sensor Summary 96.70
Discretes 352
Analo
16.bitg_Sxed 8150
32-bit fixed 216
32-bit floats 0
54-bit fixed 0
pglyeucs 0
p_ce eucs 0
Non-FLOPS Proc. (KIPS)
Ada Non-FLOPS 14.20
Task Overhead 1.12
nner .Loop_ 33.97
nnerLoopua 10.53
Outer Loop 13.85
NIU/MBil 9.21
Other STSV 18.60
Remote Rd/Wr 0.00
Cond.Conv. 0.00
Action Write 7.44
Action Read 0.00
oooo0._
BlU/MBII 6.14
Joumalling 1.65
Scan Meas. 78.04
Scan Message 13.39
Scan 5.27
Polynomial EUC 0.00
Piecewise Unear 0.00
Event 0.00
Data Derivation 0.00
Control Meas. 0.28
Control Message 0.74
Control 9.92
NIU Throughput (Kbps)
Attribute Joumalling 0.00
Attribute Telemelry 20.46
Attribute I/O 0.00
Ac'don I/O 0.70
NIU Throughput (Msgs/Sec)
Attribute Joumalling 0.00
Attribute TelemeW 0.00
Attribute I/O 0.00
Action I/O 0.00
Bus Throughput (Kbps)
Action I/O
Scan Lists O.43
Control Lists 31.52
BUs Throughput (Msgs/Sec)
Ac'don I/O 1.20
Lists 54.00
Control Lists 3.0
BUs Throughput (Meas/Sec)
Scan Lists 1353
Control Lists 3.0
FLOPS Proc. (KIPS)
Unary FLOPS 85.63
Complex FLOPS 0.00
Effector Summary
Discmtes 0
Anal  xed o0
32-bit fixed 3
32-bit floats 0
64-bit fixed 0
p.olyeucs .0
pmce eucs 0
10.94 MassMemory(KB)
Ada 252.00
Local Directory 26.78
OP. Attr. Table 0.00
Component Table 0.00
Files 0.00
Telemetry Summary
Joumalling Summary
Attribute I/O Summary
63.02
0.00
23.13
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3.2.2.4.3 MTC Worst Case
The worst case WP4 CPU processing requirements at MB-5 including diagnostics is
calculated to be 361 KIPS as shown in Table 3.2-14.
Table 3.2-14. Electrical Power System MB-5 Worst Case Processing Load
(WP4MTCW.XLS)
DMS Resoume Requirement Model - Rev. G.1
11110/92 EDP RAM (KByms)
System: Electric Power System
Company: Rocketdyne Date: 10/20/92
POINT OF CONTACT: Zarik Boghossian, "iin Nguyon
DMS Point of Contact: WP-04
Comment: WorstCase; Including Diagnostic TelemeW
Date: 11/3/92
I Summ%¢o  on
I
RAM(KB) 544.36
I Non-FLOPS Proc. (KIPS) 275.41
FLOPS Proc_ (KIPS) 85.63
I Total Proc. (KIPS) 361.04
Mass (KB
i Bus %,,_g put (_s) 278.7844.15
NIU Throughput (Kbps) 29.85
L u. u,s_oc, 84001
Sta_tics
NIU Throughput (Msgs/Sec) 0.00
Bus (Meas/Se¢) 1537
Worst Case Task Rate (Hz) 1.00
Average Task Rate (Hz) 0.24
Sensor Summary 127.11
Discmtes 0
Analogs 1079
16-.bitfixed 34
32-bit fixed 199
32-bit floats 0
64-bit tixed 0
.pplyeucs 0
piece euos 0
Ada Executable 252.00
o0o16.60
EDP Local Dir 26.78
EDP Op. AI_. 0.00
EDP Comet 136.90
Action I/O Queue 20.30
Joumalling Table 0.01
TOL Table 13.40
Handle Size 1.52
Scan Table 76.70
Control Table 0.15
Non-FLOPS Proc. (KIPS)
Ada Non-FLOPS 14.20
Task Overhead 1.12
Inner Loop Byte 44.16
Inner Loop Bit 20.79
Ou_r Loop 13.85
NIU/MBII 9.21
Other STSV 18.60
Remote Rd/Wr 0.00
Cond.Conv. 0.00
Action Write 7.44
Reed 0.00
• 0._
6.14
• 105.72
Soan Meosage 16.12
Scan 5.27
Polynomial EUC 0.00
Pieoawise Unear 0.00
Event 0.00
Data Deriv_on 0.00
Control Meas. 0.28
Control Message 0.74
Control 9.92
FLOPS Proc. (KIPS)
Unary FLOPS 85.63
Complex FLOPS 0.00
NIU Throughput (Kbps)
Attribute Joumalling 0.00
Attribute Telemelry 29.14
AUzibum I/0 0.00
Acl_on I/O 0.70
NIU Throughput (Msgs/Sec)
Attribute Joumalling 0.00
Attribute Telemetry 0.00
AUnlaute VO 0.00
Action I/O 0.00
Bus Throughput (Kbps)
Action I/O 0.43
Scan Lists 42.40
Control Usts 1.32
Bus Throughput (Msgs/Sec)
Action I/O 1.20
Scan Lists 65.00
Conlrol Lists 3.00
Bus Throughput (Meas/Sec)
Scan Lists 1534
Conlrol Usts 3
Effecter Summary
Discmtes 0
Anal s 0
16-b_°_ixed 0
32-bit fixed 3
32-bit floats 0
64-bit fixed 0
poly euos p
piece eucs 0
10.94
Mass Memocy (KB)
Ada 252.00
Local Directory 26.78
OP. Atlr. Table 0.00
Component Talde 0.00
Files 0,00
Telemetry Summary
Joumalling Summary
Attribute !/O Summary
63.48
0.00
23.13
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3.3 MDM INDIVIDUAL ALLOCATIONS AND LOADING ESTIMATES
In the event that detailed modeling of MDMs is required, the following data is presented.
Sufficient loading data input to the SDPs from the MDMs located on the local busses is
presented in section 3.2 to allow SDP loading analysis. Evaluation of known MDM loading
by use of the Reference 4 DMS Resource Model has determined that there is only one case
where the allocated capacity at PDR is exceeded and that is the MDM LA #4 (formerly MDM
6-4) where CPU usage is estimated to be 55% of capacity (see Table 3.3-1).
3.3.1 ALLOCATIONS AND SUMMARY LOADING
Tables 3.3-1, 3.3-2 and 3.3-3 extracted from Reference 3 Rev. ZA define the allocations of
CPU, RAM and EEPROM capacities respectively. The CPU and RAM allocations are made
at the 50% level, while the EEPROM is allocated at 75% of the total capacity. For all three
resource types a fixed allocation to DMS to account for Ada RTE and MDM Services is made
for each MDM.
Within the tables, MDMs with identical software loads (including IODB objects) are grouped
together. MDMs with allocations to more than one work package are considered to be
shared MDMs. If a WP has instrumentation associated with an MDM, but no software, it is
assumed that the CPU capacity required for I/O of that instrumentation is included within
the fixed DMS allocation of 480 KIPs. Both the "old" and "new" (after implementation of
Reference 2 Rev. 1) architecture's are provided to facilitate the transition to the revised
nomenclature defined in Reference 2 Rev. 1. There are TBDs in some of the tables with
regard to MDMs shared by WP-1 and WP-2 as WP-1 still is to provide usage estimated for
any MDMs that arrive after MTC.
3.3-1
Table 3.3-1.
WP-1
MDMs A]loc. Usage
UBA MDMs #1 and #2 ....
PM1,2_,6 #1 and #2 ....
PMA1 #1 TBD TBD
N2 #3 320 177
N2 #1 and N2 #2 ....
$3 #3 =rid 33 #4 ....
$I #1 and $1 #2 ....
$3 #5 and 33 #6 ....
$2 #2 and 32 #3 ....
$3 #I amd $3 #2 ....
$2 #1 ....
$1 #3 ....
$1 #4 ....
M1 #5 and M1 #6 ....
LA #5 and LA #6 ....
$4 #1 ....
54 #2 ....
M1 #1 thru M1 #3 ....
M1 #4 ....
N2 #4 32O 208
LA #I _an 122
LA#2 320 209
LA43 _) 207
LA#4 320 399
MDM CPU Allocations vs. Usage Estimates
WP-2 WP-4
Al]o_ Usage Alloc. Usage
3_ 21 ....
320 187 ....
TBD 14 ....
320 6 ....
.... 320 TBD
320 26 .....
3_ 52 ....
320 6 ....
320 20 ....
3_ 6 ....
320 32 ....
38 .... I
77 ....
320 TBD ....
32 2O 288 177
.... '4_ 177
41 6 279 41
.... 320 41
CSA Total %
Allot Usage DMS Usage Usage
.... 480 501 31
.... 480 6_ 42
.... 4B0 4_ 31
.... 480 657 41
.... 480 486 30
.... 480 480 30
.... 48O 5O6 32
.... 41) _ 33
.... 480 486 30
.... 48O 5OO 31
.... 480 486 30
.... 480 512 32
.... 480 518 32
TBD TBD _0 _ 35
.... 480 480 30
.... 480 677 42
..... 480 657 41
.... 480 _7 33
.... 480 521 33
.... 480 688 43
.... 4_ 6_ 38
.... 480 680 43
.... 480 6_ 43
.... 480 879 55
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Table 3.3-2.
WP-1
MDMs Alloe. Usage
UBA MDMs #1 and #2 ....
PM1,2,5_ #1 and #2 ....
PMA1 #! TBDi TBD
N2 #3 674 242
bY2 #I and N2 #2 ....
S.3 #3 and $3 #4 ....
$I #1 and $I #2 ....
$3 #5 and $3 #6 ....
$2 #2 and. $2 #3 ....
$3 #1 and 53 #2 ....
$2 #1 ....
$1 #3 ....
$1 #4 ....
M1 #5 and M1 #6 ....
LA #5 andLA #6 ....
$4 #1 ....
$4 #2 ....
M1 #1 thru M1 #3 ....
M1 #4 ....
N2 #4 674 250
LA#1 674 231
LA #2 674 241
LA #3 674 2S3
LA#4 674 3]2
MDM RAM Allocations vs. Usage Estimates
WP-2 WP-4
Allo_ Usage Alloc. Usage
674 39 ....
674 87 ....
TBD 28 ....
674 22 ....
.... 674 TBD
674 43 ....
674 103 ....
674 22 ....
674 21 ....
674 22 ....
674 33 .....
674 55 .....
674 277 ....
674 TBD ....
91 51 583 327
.... 674 M7
60 22 614 245
.... 674 245
........ i
CSA Total %
Alloc. Usage DMS Usage Usage
.... 380 38_ 19
.... 380 437 21
.... 35O 378 18
.... _0 S92 29
.... 380 372 18
.... 360 360 17
.... 350 3_8 19
.... 3_0 453 22
.... 380 372 18
.... 380 371 18
.... 3_ M2 18
.... 360 388 19
.... 350 408 20
TBD TBD 350 627 31
.... 360 380 17
.... 380 7_ 36
.... 360 6_7 33
.... 360 617 30
.... 380 _8 29
..... 35O 6O0 29
..... ,_0 581 28
..... 380 591 29
.... 350 6{B 29
.... 360 (_ 32
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Table 3.3-3.
WP-I
MDMs Aaoc. Usage
UBA MDMs #1 and #2 ....
PM1,2,5,6 #1 and #2 ....
PMA1 #I TBD TBD
N2 #3 418 242
N2 #1 and N2 #2 ....
$3 #3 and $3 #4 ....
$1 #1 and S1 #2 ....
$3 #5 and $3 #6 ....
$2 #2 and $2 #3 ....
$3 #I and $3 #2 ....
$2 #I ....
$1 #3 ....
$1 #4 ....
M1 #5 and M1 #6 ....
LA #5 and LA #6 ....
$4 #1 ....
$4 #2 ....
M1 #1 th_ M1 #3 ....
M1 #4 ....
NT2 #4 418 250
LA #1 418 231
LA #2 418 241
LA #3 418
LA#4 418 302
MDM EEPROM Allocations vs. Usage Estimates
WP-2 WP-4 (2SA Total %
Allo_ Usage AJIo_ Usage A]k_ Usage DMS Usage Usage
418 39 ........ 360 3W 38
418 87 ........ 3_0 437 43
TBD 28 ........ 360 378 37
............ _I} _ 58
418i 22 ........ 360 372 36
.... 418 TBD .... _0 360 34
418 43 ........ _O _ 38
418 103 ........ 3B0 4L_ 44
418 22 ........ 350 372 36
418 21 ........ 350 371 36
418 22 ........ 380 372 36
418 33 ........ 350 _ 37
418 55 ........ 350 405 40
418 277 .... TBD TBD 350 627 61
418 TBD ........ 3SO _D 34
56 51 362 _7 .... 360 728 71
.... 418 327 .... 380 677 66
37 22 381 24_ .... 380 617 60
.... 418 245 .... 380 _S 58
............. 350 600 59
............ 380 581 57
............ 350 591 58
............ _0 603 59
............. 350 ¢_ 64
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3.3.2 MDM Processor Utilization Estimates
Tables 3.3-4(A) through 3.3-4(G) provide utilization estimates by MDM. The tables provide
for all known MDMs through PMC. The MDMs that are present at each stage of the
mission build can be selected from the overa]] set of MDMs provided. The utilization of an
MDM is not expected to change once installed. Shown are the software tasks by MDM, the
function performed by each task and the memory, processor, mass storage and local bus
utilization by task.
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Table 3.3.-4(A). MDM Processor Utilization Estimates
SYSTEM/I_EMEbrrS
MDM AL#1
MDM Si_VICES
EVAS
DMS C.AkW
FIrS
MDM AL #2
MDM SERVICES
_3/AS
_2.SS
MDM EIA#I
MDM SERVICES
rrc, _CLSS
FUNCTK)N
MDM S_RVICES ÷Ada RTE+UAS Sen, k_
r_, ve_c_ A_y
Caution and Wanting
[ntm_ Tl_uud Coatrol + Fmvlnxmmmd
Pare/re Internal Comtml System
IR31rAL
TOTAl.
MDM SERVICF_._Ada RTE+UAS Sen_
Envtornmental Coatrol & Life Support Sy,ztem
1UrAL
MDM SERVICES+Ada RTE+U_ Sefv_et
Internal Thermal ContmI_Eavtronmeatal CeaUol
MEMORY PROCESSOR MASS LOCAL BUS
(KS) 0GI_ STORAGE u'rR,IZAT_ON
(X3) _:BPS)
3J 41D 0 1
480 0 0
4 I 0 1
0 1 0 0
2 0 0 0
SM 481 0 1
480 0 0
4 1 0 1
$50 480 0 0
400 0 0
MDM HA#2
MDM SI_RV)k:_.S
ITC_
DMS C&W
MDM SERVICES+_'_+UAS Sm'vims
Internal "I'hennal _I + Eaviromma_ Caatml
Caution and Warnl_
TOTAL
MDM HA #3 ]_INkL
MDM _ MDM S_RVICIES_AdaRT_ +UAS SmviaB
_ Internal Thermal Coatrol÷Envfuronmeatal
MDM HA #4
MDM S_RVICES
ITCS, I_:LSS, MS
MDM SERVICES_Ada +UAS
Lntemal Thermal Control+Enviro_menta1+Maaaed
IDrAL
MDM LA #I
MDM SERVICES
rr_ t2_S,_CLSS, VS
MDM LA #2
MDM S_RVICES
rrcs. _.ss. tas
$,m 481 0 0
350 480 0 0
MDM LA #3
MDM SI_VICF_.S
DMS CAW
ITCS, ECLSS, VS
MDM [at, #4
MDM SERVICES
rrCS. L_V, ECLSS
MDM LA #$
MDM SERVICES
SEPS
0 I 0 0
3 qm 48O 0 o
350 _ 0 0
35O 48O 0 o
4aO 0 0
"I_OTAL 561 f_
MDM SERVICES+AdaErE÷uAs Servlc_ 350 480
Internal Thermal _ System 231 122
TOTAL a_l
MDM SERVICES+AdaRT_+UAS Servlcm 350 480
Internal Thermal C_mtrol+Eavlronn_atal÷Mmmed 241 209
TOTAl. 6W fdi7
MDM SERVICES+Ada+UAS Services 350 480
Caution and Wandn 8 253 207
Internal Thermal Control+Eavironmeatal Control
TOTAL
MDM SERVICES*AdaRTE*UAS Servic_
Internal Thermal Control+Eavironmeatal Comtss_
TOTAJ_
MDM SERVICES+Ada_RTE+UAS Servtcea
Secondary Electrical Power System
0
48
63
0
63
10
0
10
15
0
15
76
0
76
_ 1.20 13
350 480 0 0
3_ 399 1.20 13
$50 UO 0 0
350 480 0 0
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Table 3.3.-4(B). MDM Processor Utilization Estimates
_EMENTS FUNCTION
MDM LA #6
MDM SERVICES MDM SERVICES ÷Ada RTE+UAS Services
Secondary ElectricalPower
TOTAl.
MEMORY FROCI_SSOR MASS LOCAL BUS
(KB) 0g_P_ b"IORAGE UTILIZATION
0_) (KBPS)
$SO 480 0 0
35O 48O 0 0
MDM MI #1 TOTAl. 617 _ 112 8
MDM SERVICES MDM SERVICES*Ada RTE÷UAS Servicm 350 480 0 0
EPS MBCU Primary Power Coatm4 245 41 98 8
EATCS _TI_AC_ 22 6 14 0
MDM M1 #2 "IOrAL 619 _ 112 8
MDM SERVICES MDM SERVICES*Ada RTE+UAS Se_vic_ 350 480 0 0
EPS MBCU Primary Power Control 2U 41 98 8
EATCS ETCS MTL CP 22 6 14 0
PTCS Passive Thermal Coatre4 Syttem 2 0 0 0
MDM MI #3 TOTAl. 617 _ 112 S
MDM SERVICES MDM SERVICES_AdaRTE +UAS Serviom 350 480 0 0
EPS MBCD" Primary Power Comml 24S 41 98 8
EATCS EICS LII-IK_ 22 6 14 0
MDM MI #4 TOTAl. 59S _ 98 S
MDM SERVICES MDM SERVICES ÷Ada ÷UAS Services 350 480 0 0
EPS MBCU Primary Power Control 2U 41 98 8
MDM MI #$ TOTAL 6_ 824 187 49
MDM SERVICES MDM SERVICES*AdaRTE÷UAS _ 350 480 0 0
M T Mobile Transporter 174 25 97 8
STRUCT Structural Analysis 30 2_ 13 39
MIKZH Mechanical Systems lm 52 77 2
MDM M1 #6 TOTAl. 657 824 187 49
2 MDM SERVICES MDM SERVICES+AdaXTE+UAS Smvio_ 350 480 0 0
2 MT Mobile Transporter 174 25 97 8
2 STRUCT Structural Analysis 30 2_ 13 39
2 MBZH Mechanical Systems I0_ 52 77 2
MDM NI #1
MDM SERVICES
IK2_S
MDM N1 #2
MDM SERVICES
DMS C..kW
ITC_ ECkqS
MDM N2 #1
MDM SERVICES
SEPS
EATCS
MDM SERVICES+Ada+UAS Servlc_
, Environmenta2 Control & LL_ Support _tem
MDM SERVICES+AdaRTE+UAS Sm'vic_
Caution and Warning
Internal Thermal Control + F_ Coatmi
TOTAL
YOTAL
350 480 0 0
350 480 0 0
3_0 481 0 0
480 0 0
0 1 0 0
MDM SERVICES+AdaRTE+UAS
Secondary ElectricalPower Sys_m
ETCS LT_AHX, ETCSLTL
TOTAl. 372 486 14 0
350 480 0 0
22 6 14 0
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Table 3.3.-4(C). MDM Processor Utilization Estimates
SYSl"I_/m.EI_rrS FUNCTIDN
MDM hi2 I!
MDM SERVICES
SEPS
EATCS
MDM N2 #3
MDM Sa_RVICES
rrcs, F._.ss
MDM N2 #4
MDM S_RVICES
DMS C&W
TOTAL
MDM PI 481
MDM SERVICES
EATCS
MDM SERVICES+AdaRTE÷UAS Servicm
Them_l Rotary Joint Control
E"_.S MTL _ .eqH3 Tank.EIUS MIL CP
P_ive Thermal Coatrol System
MDM I'1 #2
MDM SERVICES
T_J
EATCS
MDM SERVICES +Ada RTS+UAS Services
Semndary l_Sztcal Pow_ System
ETCS MIL HX 22 6 14 0
TOTAL S92 (d_ 63 $
MDM S_RVICE_Ada RTE÷UAS _ 350 480 0 0
Internal Thermal Control ÷ Ea_ Control 242 177 63 8
TOTAL 549 656 34 1
MDM SI_RVICES*Ada RTE+UAS Sm, vtcm 350 480 0 0
Caution and Wandn 8 0 1 0 0
Internal Thermal Control ÷Eavimameaml C,msml 199 17S 34 1
TOTAL 395 506 2Y 2
350 480 0 0
23 20 13 2
22 6 14 0
2 0 0 0
MDM FI #$
MDM S_RVICES
EATCS
EATCS I-IRS
PTCS
TOTAL
MDM SERVICES+AdaRTE +UPS Services
Thermal Rotary Jc4at Control
EI'CS ETL-ACP
TOTAL
MDM P3 #I
MDM S_q/'ICES
SARJ
STRUCT
MDM SERVICES +Ada +UAS Services
ETCS MTL
Heat _ject_ Symm
Passive Thermal C.,ont:ml System
MDM SERVICES+AdaRTE+UAS Services
Solar Alpha Joint Rotary Joint Comml
Structural Analysis
Mechanical Systen'a
T_rAL
MEMORY F2_R MASS LOCAL BUS
(KB) _ STORAGE UTILIZATION
0CB) 0(BPS)
$_ 4J 14 0
_0 _ 0 0
$93 _ _V 2
380 480 0 0
21 20 13 2
22 6 14 0
4_ 518 36 3
380 _ 0 0
22 6 14 0
33 32 22 3
2 0 0 0
504 f19 lID 43
350 480 0 0
21 20 13 2
30 267 13 39
Iea 52 77 2
MDM P3 #2
MDM SERVICES
SA_J
STRUCT
MIK24
MDM P4 411
MDM SERVICES
PVCU
SARJ
MDM SERVICES+Ad_TE÷UAS
Solar Alpha Johtt Rotary Joint C._rol
Structund Aaaly_
Mechanical Systems
Passive Thermal Control System
IOTAL
MDM SERVICES+Ada+UAS Services
Primary Power Control, PV, THERMAL
Solar Alpha JointRotary Joint Coatml
TOTAL
506 1119 1W 43
35O 48O 0 0
21 20 13 2
30 267 13 39
1_ $2 7')' 2
2 O 0 0
6_ 166 34
350 480 0 0
327 177 153 32
21 20 13 2
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Table 3.3.-4(D). MDM Processor Utilization Estimates
MI_ORY
SYSI1_/I_EMENTS FUNCtiON (KB)
MDM P4 #2 TOTAL 1_7
2 MDM SERVICES MDM SERVICES ÷Ada RTE÷UAS Serv_es _0
4 EPS PVCU Primary Power Control, PV, Them_ 327
MDM I_MI#1 TOTAL
2 MDM S_RVICES MDM S_RVICES_Ads RTE÷UAS Services
1 PLM
MDM PI,,M2 #1 TOTAL
2 MDM SERVICES MDM SERVICES+Ads RTE÷UAS Serves
1 PLM
MDM PM1 #I TOTAL
2 MDM SERVICES MDM SERVICES*AdsRTE÷UAS Services
2 PROP Propulsion
2 PTCS Passive Thermal C.onU'ol System
MDM PM1 #2 TOTAL 4k39
2 MDM SERVICES MDM SERVICES+AdsRTE ÷UAS Services 350
2 PROP Propulsion 87
2 PTCS Passive Thermal Control System 2
$5o
&.cO
$50
3,50
4_
35O
87
2
MDM PM2 #I TOTAL 439
2 MDM SERVICES MDM SERVICES ÷Ada ÷UAS Services 350
2 PROP Propulsion 87
2 PTCS Passive Thermal Control System 2
MDM PM2 #2 TOTAL 439
2 MDM SERVICES MDM SERVICES+AdaRTE+UAS Services 3_.q0
2 PROP Propulsion 87
2 PTCS Passive Therrr_l Control System 2
PROCESSOR
(KIPS)
6.q7
480
177
MASS
STORAGE
0_)
0
IS3
LOCAL BUS
IH'ILIZA TION
(KBPS)
32
0
32
MDM FM3 #1 TOTAL 439
2 MDM SERVICES MDM SERVICES+AdaRTE+UAS Services 3.50
2 PROP Propulsion 87
2 PTCS Passive Thermal Control System 2
MDM PM3 #2 TOTAL 4k!9
2 MDM S_RVICES MDM SERVICES+Ada+UAS Services 350
2 PROP Propulsion 87
2 PTCS Passive Thermal Contzol Sye_em 2
MDM PM4 #1 TOTAL 439
2 MDM SERVICES MDM SERVICES÷AdtRTE+U_q_q Services 350
2 PROP Propulsion 87
2 PTCS Passive Thermal Control System 2
480
480
480
480
480
187
0
0
0
0
0
80
0
80
0
48O
187
0
SO
0
8O
0
6_
41m
187
0
667
48O
187
0
SO
0
8O
0
SO
0
8O
0
667
480
187
0
6_
480
187
0
667
48O
187
0
SO
0
8O
0
80
0
8O
0
8O
0
8O
0
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Table 3.3.-4(E). MDM Processor Utilization Estimates
SYSTEM/IR2_MF.N'_ FUNC_ON
Ml_d I_#14#2
2 MDM S_IC_ MDM S_RVICES+AdaI_I_+UAS Servlc_
2 PROP Propulsion
2 _ Pive _ _ Sy_ma
I'OrAL
MEMORY
4t_
350
87
2
MDM FM5 #I TOTAL
2 MDM SERVICES MDM SKRVIC_S+Ada RTE÷UAS _rvk:m 350
2 PI_OP Propulslon 87
2 Firs Passive Thermal _ _ 2
MDM _ #2 TOTAl. 439
2 MDM SERVIC_ MDM S_RVICI_#Ada RTE÷UAS _
2 PI_OP Propulsion 87
2 P'Ir.S Psutve Thermal ConUo/System 2
MDM FM6 #I TOTAl, 4.W
2 MDM SI_RVlCr_ MDM S_VICES+AdaRT_+UAS _ _0
2 PI_P Propulsion 87
2 PIC.S Passive Thern_ _1 _ 2
MDM ]FM6 #2 TOTAl[, 09
2 MDM S_VICES MDM S_RVICES+Ad_TE ÷UAS Sm'vlcm 350
2 PROP Propulsion 87
2 _ Passive Thermal Control System 2
MDM FMY #I TOTAL
2 MDM SERVICES MDM SERVICES ÷Ada ÷UAS S_'vicm
2 PROP Propulsion 87
2 PTCS Passive Thermal Control System 2
MDM PM7 #2 TOTAL 4tM
2 MDM S_RVICES MDM S_RVIC_S+AdaRT_+UAS Servkm
2 PROP Propulsion 87
2 PTCS Passive Thermal Control S_em 2
MDM FM8 #I "r_rAL 4LW
2 MDM _VICES MDM SERVICES+AdaRTE÷UAS Sm'vlc_ _0
2 PI_OP Propulsion 87
2 PTCS Passive Thermal Control 2
MDM PMS #2 TOT_
2 MDM S_RVK:F._ MDM SERVICr_S+Ada÷UAS Servicm
2 PROP Propulsion 87
2 PTCS Passive Thermal Control S/stem 2
PR_R
(KIPS)
48O
187
0
MASS
STORAGE
(K_)
N
0
80
0
LOCALBUS
UTILIZA_ON
_S_)
0
0
0
0
48O
187
0
687
48O
187
0
4_0
187
0
48O
187
0
BO
0
8O
0
8O
0
8O
0
I0
0
8O
0
8O
0
8O
0
187
0
SO
0
SO
0
48O
187
0
48O
187
0
6_7
48O
187
0
SO
0
8O
0
80
0
80
0
SO
0
8O
0
3.3-10
11/9192
WORK
PACKAGE
Table 3.3.-4(F). MDM Processor Utilization Estimates
SYSII_/ELE_.N_ PONCTION
MDM FMAI #I
MDM S_RVICF._
FES
PMA
FaUnS
MDM SERVICF.._ +Adl RTE+UAS Servi_
Passive Thermal Coam)l Sysmm
Pmmurtz_l MaU_ Adal_r
MDM PMA2 #1
MDM SERVICES
Flr.S
PMA
MDM S_RVICES_Ada RTE÷UAS Services
Passive Thermal Co_ml Sy_em
Pmmurlmd Mati_ A_p_r
MDM $I #I
MDM SERVICES
TRRJ
EATCS
TOTAl.
MDM S1 #2
MDM SERVICES
TRZJ
EATCS
PTCS
TOTAL
MDM Sl #3
MDM S_RVICES
EATCS HRS
TOTAL
MDM SERVICE_Ada RTE+UAS Servtc_
Thern_l Rotary Joi_ Coatzol
ETCS EFL-PMA LTL-BNH3 Tank
TOTAL
MDM Sl #4
MDM SERVICES
EATCS HI_
EATCS
PTC$
MDM SERVICES+Ad_RTE+UA.S Services
Thermal Rotary Joint Control
ETCS ETL-BPMA LTL-BNI-13 Tank
Passive Thermal Control System
MDM $2 #I
MDM SERVICES
EATCS
MDM 52 12
MDM SERVICES
KATCS
MDM S2 #3
MDM SERVICES
KATCS
PTCS
TOTA£
MDM SERVICF.._A_RTE +UAS Stnvlam
ETCS Heat Rej_ctlonSy_m
TOTAL
MDM SERVICES ÷Ada ÷UAS
Ercs Heat Rejection Sy_m
ETCS EI'L-B
Passive Thermal Control System
]t4_EMOR_Y PR_R MASS LOCAL BUS
O(m (_ EIORAGE UTILIZATION
0_) 0(BPS)
_tm 494 19 o
480 0 0
2 0 0 0
28 14 19 0
NO 494 19 0
350 480 0 0
2 0 0 0
2S 14 19 0
$1_ 506 27 2
350 4t80 0 0
21 20 13 2
22 6 14 0
$9S _m6 27 2
480 0 0
21 20 13 2
22 6 14 0
2 0 0 0
J_m 512 22 3
480 0 0
33 32 22 3
$IB 36 3
350 480 0 0
33 32 22 3
22 6 14 0
2 0 0 0
I'01"AL _ _ 14 0
MDM SERVICES+AdaRTE÷U,_S Services _ 4_ 0 0
ETCS LTL-A 22 6 14 0
TOTAL 372 41_ 14 0
MDM SERVICES+AdaRTE+UAS _ 350 4f10 0 0
ETCS ETL-B 22 6 14 0
TOI'AL 3741 486 14 0
MDM SERVICES+Ada+UAS Services 350 480 0 0
ETCS MIL 22 6 14 0
Passive Thermal Control System 2 0 0 0
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Table 3.3.-4(G). MDM Processor Utilization Estimates
_ELEMENTS
MDM _ #1
MDM SERVICI_
SARI
MDM _ #2
MDM _VICES
SA_J
MDM _ #3
MDM S_ZVICES
SLIPS
PTCS
MDM SS #4
MDM S_IVICEq
MDM $3 #s
MDM SERVICES
STRUCT
MDM $3,16
MDM S_RVICES
STRUCT
MDM $4 11
MDM SERVICES
I_S PVCU
STRUCT
SARI
MDM S4 #2
MDM SERVICES
EPS PVCU
MDM S6 #I
MDM SERVICES
l_S PVCU
MDM S_ #2
MDM SERVICES
EPS PVCU
FUNCTION
TOTAL
MDM SERVICES+AdaRTE+UAS S_vlcu
Primary PoweT Control, IV, Thermel
StructuralAn_lym
Solar Alpha JointRoUuy Joint C_mmol
MDM _CES+AdaRTE÷UAS Serv/cm
Se_ndm'y m,_W_ Pow_ _
Solar Alplm jo_ Roem? jo/_ Conm_ 21 20 13 2
TOTAL _l 5OO 13 2
MDM SER_A_ R'rJR÷UAS $e_rv/cm 3_0 480 0 0
SecoMery I_ectrlcalPower System
Solar Slpha Joint Rom 7 Joint Control 21 20 13 2
TOTAL Sl 4180 0 0
MDM SI_C_ClF_.Ada RTE÷UAS _ 350 480 0 O
Secondary _ Poy_
Pm_/ve Thermal Comtn_ Sy_em 2 0 0 0
'TOT._ 5m 4180 0 0
MDM SERVIC_S+AdaRTE÷UAS _ 350 480 0 0
Secondary E1_trlcalPowez Sy_tL_m
TOTKL 4113 799 90 4l
MDM SERVICE_AdaRT_ +UPS Serviom 350 4_0 0 0
StructuralAnaly_ 30 2_ 13 39
Mechankal Systems lm 52 77 2
TOTAL _ 299 90 41
MDM SERVICES ÷Ada +UPS Sm'vims 350 480 0 0
Structural Am_yab 30 2_ 13 39
Mec.hank_l _ 1_ 52 27 2
TOTAL 7_ _ 129
350 4_0 0 0
327 177 153 32
30 2_ 13 39
21 20 13 2
MI_MORY PROCESSOR MASS LOCAL BUS
0CI_ (KIP_ S1ORAGE UTR,IZATION
(Kin 0(m_s)
_o 13 2
350 480 0 0
TOYAL _ LM _ 32
MDM SERVICES+Ad,_RTE+UAS _ 350 480 0 0
Prlmm_ Power Control, 1_/, Thernul 327 17/ 153, 32
TOTAL 4_ _ I _'_ 32
MDM SERVICES_Ada+UAS Services 350 4_0 0 0
Prir_y Power Control, PV, Thermal 327 177 1S3 32
TOTAL 677 657 153 32
MDM SERVICES+AdaRTE÷UAS Services 350 480 0 0
Primary Power Control PV, Thermal 327 177 153 32
+.,_,++
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& GLOSSARY
Action I/O may be a command from Tier 1 or a message generated by the SDP due to a limit
being exceeded in an application. May also be from B1U limit checking or a value generated
in application processing.
Ada.×LS is the execution rate for the application software.
Ada SLOC Rolled The number of source lines of code before any loops are
implemented(used to calculate memory and mass storage requirements.
Ada SLOC Unrolled The actual number of Aria SLOC executed per cycle including the
number of times through any loops(used to calculate processing requirements).
Ancillary Frequency is the rate at which data is sent to other users. This is applicable if a set
of user applications require this data.
Attribute lournaling is writing to the journal in the MSU.
Attribute telemetry is the telemetry data going to C&T
Attribute I/O is the traffic due to an SDP reading and writing to a remote RODB.
Bus -A 1553 redundant pair of cables controlled by a BIA.
Chain - A set of messages for one or more busses that are executed contiguously, with
multiple busses active simultaneously.
Channel - A particular cable (A or B) that is either primary or backup for a given bus.
Complex FLOP - A calculation consisting of a series of floating point operations.
Control - A chain of messages that write data to Effectors/IODB/ORUs.
Control LISts - Outgoing commands issued from an SDP. Control lists define commands to
Effectors (may or may not be a MDM) from the SDP over the local bus.
- A scan chain that is repeated with a given period and phase.
Derived Data is defined as data that is generated by a function and is placed in the RODB for
access by the crew, ground or other applications. The RODB data associated with the
Sensors and Effectors or Commands and Responses is not considered to be Derived Data.
Data Size is the sizes in bytes of the data item to be read or written to a RODB.
EATCS is the external active thermal conditioning system.
Event is a message saying that a limit was exceeded.
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Function Cycle Rate is the rate at which the read/write is executed.
FLOPS is the number of SLOCS performing floating point operations.
is a segment of memory allocated to an application program.
History_ Data is not used for reconfiguration.
History Entries is the number of history entries that are stored on the MSD.
History Frequency. is the rate the data is to be stored on the MSD.
]ournaled Data is data needed for reconfiguration in the event of a restart.
Journaled Entries is the number for Journal entries that are stored on the MSD.
Journaling Frequency is the rate the data is journaled, or stored, on the MSD.
Mass storage shown in the resource model summary is the amount of memory required in
the MSU to support this application.
Message - A single 1553 command and its associated data (0-32 words)
Mode(1553) - A collection of scans and controls for use by a system.
Non-RODB Data is the data that is needed for RAM, Tables, etc. that is not included in the
RODB.
On-Demand - An unscheduled scan or control chain that is executed on a priority bus
reservation basis.
Redundant Software is sued to reference multiple copies executing simultaneously. (used to
determine mass store requirements.
Rolled SLOCs is the actual SLOC count that must be stored in memory.
Scan - A chain of messages that read data from sensors/IODB/ORUs.
Scan lists define the inputs to the SDP over the local bus from MDMs or other ORUs.
System(1553) - A logical entity, not tied directly to an Ada program.
Telemetry Frequency is the rate the data are to be sent to the ground.
Unary Flop - A simplex (single) floating point operation.
Unrolled SLOCs are lines that actually execute including do loops, what ifs, etc..
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APPENDIX A
SDP AND MDM PERFORMANCE MEASUREMENTS/PROJECTIONS AND
CONSTANTS

APPENDIX A
SDP AND MDM PERFORMANCE MEASUREMENTS/PROJECTIONS AND
CONSTANTS
NOTES :
(1) Value traceability is the same as the "SDP RESOURCE MODEL CONSTANTS" (Ref.
Document #4) with exceptions noted.
(2) EDP processing speed increased from 3.1 MIPs to 3.9 MIPs based on latest EDP
specification 152A403-PTID. Processing time numbers decreased by ratio of 3.1/3.9
from values in "SDP RESOURCE MODEL CONSTANTS" (Ref. Document #4) and
from other sources that referenced a 3.1 MIP EDP. Note that for the "DMS Resource
Model" calculations, the adjustment to 3.9 MIPs was accomplished by decreasing the
time required to perform the calculated number of instructions by the ratio of 3.1/3.9.
(3) NIU EDP processing speed increased from 3.1 MIPs to 3.4 MIPs based on latest EDP
specification 152A403-PT1D. Processing time numbers decreased by ratio of 3.1/3.4
from values in "SDP RESOURCE MODEL CONSTANTS" (Ref. Document #4).
(4) * = additional data not in Ref. Document #4 is identified by source.
(5) "Systems Engineering and Integration Trade Studies DMS Performance Analysis
Summary White Paper" Document No. 901IBMX0032R1. This is a 12/20/90 document
so it does not include the present Space Station Network Architecture nor are the
performance figures up to date. It is the latest document published by IBM that
attempts to address performance of all facets of the DMS as is such is useful as a
reference document on performance analysis techniques and concepts for evaluation
of DMS performance.
(6) Other parameters are taken from Reference document #14, the DMS Local Bus
Performance White Paper". #14 gives information on how the performance
parameters are used to calculate local bus performance.
(7) Reference #7, the "DMS TIM WP #2 dated 7/8/92" has additional measurements on
BIU (local bus) performance 7. This TIM discussed the design of the STSV software for
the DMS local busses and the latest local bus overview and performance data. This
document along with #14 contains the local bus performance data that should be used
in the model.
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(8) Reference #9, "Local Bus I/O Chaining" : This presentation by Dr. Robert Brown of
Draper Labs presents in a short concise manner data from Ref. Document # 7. Refer to
slide #11 for an example of how to calculate scan response time. Added to the per scan
times on slide 11 is an additional 200 microsec by Keith Culley for a missing task
switch. All times shown on slide 11 are EDP Standard Services (STSV) Processing
times only. They do not include BIU or MB 11 times.
A. Per Analog and Per Discrete times are self explanatory and are EDP processing
times. Discrete processing time is presently estimated at 30 microsec.
B. Note that an MDM can only accommodate 28 sixteen bit words per message.
C. A scan list is a chain of messages and can accommodate up to 4 Kbytes of data. This
is called a buffer of data at times in the documentation.
(9) Reference "14, "DMS Local Bus Performance White Paper" - This paper is the latest
IBM analysis of the DMS 1553 bus performance. It uses the same measured and
estimated performance parameters as Reference #4, the DMS Resource Model. The
paper is very difficult to follow as little explanation is given as to the manner in which
numbers are summarized in the example figures.
Act.Size - With regard to action I/O, this is the size of the actions. (Bytes) = 24.
Ada.Task.Switch - Task switch overhead: Processing time = 159 microsec. (Instr) = 620.
AIO.Oueue.R.Proc - Instruction per Action I/O Queue Read: Processing time = 1590
microsec. (Instr). = 6200
AIO.Queue.W.Proc - Instruction per Action I/O Queue Write: Processing time = 1590
microsec. (Instr). = 6200
AIO.A.Request.Proc - Instructions required to interpret the action request.: Processing time =
795 microsec.(Instr). = 3100
AIO.R.Request.Proc - Instruction required to interpret the response request: Processing time
= 1590 microsec. (Instr) = 6200
Anal.Scan.Proc - The instructions required to process an analog measurement: Processing
time = 17 rnicrosec. (Instr) = 65. Value traceable to reL 7. Note that this is processing of a
basic analog measurement without data conversion. Data conversion is Poly.Proc.1. Total
process time for this process from Ref. #7 = 8 microsec (Raw Write) + 3 microsec (Data Qual
Write) + 4 microsec. (converted write) + 6 microsec (converted read) = 21 microsec.. 17
microsec = (21) (3.1/3.9).
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Anal.Control.Proc - Instructions required for an analog control list measurement:
Processing time = 40 microsec. (Instr). = 78. (Total per analog from Reference #16).
Appl.STSV.Proc - The amount of processing required to pass the read/write data to/from
the MBII interface: This is the MB II driver latency. Processing time = 787 microsec. (Instr). =
3069. In ReL #14, Table 4, p9 199 microsec is defined as that portion of the MB II driver that
is not in-line latency for BIU transfers, i.e. it occurs in parallel with BIU processing;
however, it does not occur in parallel with EDP processing.
Bits.Per.Word - The number of bits including overhead per word. (Bits) = 20.
Bytes.Per. SLOC - Bytes per Ada SLOC = 30.
Complex.Instr - The complex _ per FLOPS (Instructions/Floating Point SLOC) -- 128.
Corn.Word - With regard to the 1553 Local Bus, the size of the command word sent to the
RT (Bits) = 20.
Cond.Conv.Element - The amount of processing required for each element in the
read/write handle: Processing time = 20 microsec. (Instr) = 78.
Cond.Conv.OH - The amount of processing required to set up the conditional conversion:
Processing time = 1987 microsec. (Instr) = 7750.
Control.Mess.Proc - Instructions required to process each of the 1553 messages: Processing
time = 64 microsec. (Instr) = 233. Total time from Ref. #7 and Ref. #16 = 50 microsec (time
stamp processing) + 4 microsec (time stamp write) + 6 microsec (time stamp read) + 20
microsec (data qual pre-proc) = 80 microsec.. 64 microsec = (80)(3.1/3.9).
Control.Proc - Instructions required process each of the control lists: _Processing time = 2384
microsec. (Instr) = 9300.
Control.Size - The size of a table needed to support a Control List. (Bytes) = 50.
Deriv.Proc - Instructions required for each data derivation: Processing time = 795 microsec.
(Instr) = 3100.
Dis.Control.Proc - Instructions required for a discrete measurement.: Processing time = 24
microsec. (Instr) = 93
Dis.Scan.Proc - The instructions required to process a discrete control list measurement:
Processing time = 4.9 microsec. (Instr) = 19.
EDP.Event.Op.Attr - The size of the event optional attributes stored in the EDP for each
instance (bytes) = 6.
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EDP.Event.Size - The size of the event object class stored in the EDP for each instance (bytes)
= 6Z
* Effector Command - BIU processing = 1870 microsec. From Reference 14, "DMS Local Bus
Performance White Paper".
* Effector Command DMA across MB-II - per 28-word message = 20 microsec, from
Reference 14, "DMS Local Bus Performance White Paper".
* Effector Command - 1553B cost per word - 20 microsec. From Reference 14, "DMS Local
Bus Performance White Paper".
* Effector Command - MDM cost per word = 50 microsec, from Reference 14, "DMS Local
Bus Performance White Paper".
* Effector Command - MDM overhead - one time only for each message = 150 microsec.
from Reference 14, "DMS Local Bus Performance White Paper".
* Effector Command 1553B Overhead - per command message = 120 microsec, from
Reference 14, "DMS Local Bus Performance White Paper".
* Effector Command portion of MBII driver not latency in-line = 250 microsec, from
Reference 14, "DMS Local Bus Performance White Paper".
* Effector Command 1553B Response Time and IMG - per message = 16 microsec, from
Reference 14, "DMS Local Bus Performance White Paper".
Event.Proc - Instructions required for each Event: Processing time = 1590 microsec. (Instr) =
6200
FDDI.Pack.OH - Overhead per FDDI packet. (Bytes) = 22
FDDI.Bit.Byte - FDDI Bits per Byte (Bits/Byte) = 8
File.OH - the amount of overhead space required on the MSD to store the data for each file
(Bytes) = 200.
Fix.16.Control.Proc - Instructions required for a 16 Bit Fixed Point measurement: Processing
time = 40 microsec. (Instr) = 155
Fix.32.Control.Proc - Instructions required for a 32 Bit Fixed Point measurement: Processing
time = 44 microsec. (Instr) = 171
Fix.16.Scan.Proc - The instructions required to process a 16 Bit Fixed Point Measurement:
Processing time = 20 microsec. (Instr) = 78. Value traceable to discussion with Keith CuUey
on 10/8/9Z
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Fix.32.Scan.Proc - The instructions required to process a 32 Bit Fixed Point Measurement:
Processing time = 24 microsec. (Instr) = 93. Value traceable to discussion with Keith Culley
on 10/8/92.
Float.32.Control.Proc - The instructions required to process a 32 Bit Floating Point
Measurement: Processing time = 24 microsec, ffnstr) = 93.
Float.64.Control.Proc - The instructions required to process a 64 Bit Floating Point
Measurement: Processing time = 28 microsec. (Instr) = 109.
Float.32.Scan.Proc - The instructions required to process a 32 Bit Floating Point
Measurement: Processing time = 24 microsec. (Instr) = 93.
Float.64.Scan.Proc - The instructions required to process a 64 Bit Floating Point
Measurement: Processing time = 28 microsec. (Instr) = 109.
Heap.Stack.Size - The threshold that determines whether the allocated RAM will be in the
Heap or the Stack = 0.
IL.Read.Attr.Div - The amount of inner loop 0-L) processing required for the integer per
four bytes per read attribute: Processing time = .8 microsec. (Instr) = 3
IL.Read.Attr.First - The amount of processing required for the first four bytes per attribute
read: Processing time = 3.9 microsec. (Instr) = 15.
IL.Read.Attr.Mod - The amount of processing required for the module four per read
attribute: Processing time = .5 microsec. (Instr) = 2.
IL.Read.Bit.OH - The amount of processing required per Read for the first eight bits:
Processing time = 6.7 microsec. (Instr) = 26
IL.Read.Bit. - The amount of processing required for each bit module eight: Processing time
= 1.8 microsec. (Instr) = 7.
IL.Write Attr.Div - The amount of IL processing required for the integer per four bytes per
write attribute: Processing time = .7 microsec. (Instr) = 3
IL.Write.Attr.First - The amount of IL processing required per attribute write for the first
four bytes per write attribute: Processing time = 3.9 microsec. (Instr) = 15
IL.Write.Attr.Mod - The amount of processing required for the module four per write
attribute: Processing time = .5 microsec. (Instr) = 2.
IL.Write.Bit. - The amount of processing required for each bit module eight: Processing
time = 2.1 microsec. (Instr) = 8
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IL.Write.Bit.OH - The amount of processing required per Write for the first eight bits:
Processing time = 6.9 microsec. (Instr) = 27
Instruction.SLOC(Ada) - The number of Instructions per Source Line of Code = 10.
Tournal.Inst.Size - The amount of memory each instance in the journalling table requires.
(Bytes) = 6.
Loc.Dir.Size.EDP The size of the local directory on the EDP required for each instance of an
object class (Bytes) = 62.
Loc.Dir.Size.MSD - The size of the local directory on the MSD required for each instance of
an object class (Bytes) = 62.
MBII.OH - The amount of processing required to pass a 4 Kbyte buffer of data across the
MBU interface at a 1Hz rate: Processing time = 787 microsec, flnstr) = 3069
MDM.Word.OH - The number of bits of MDM word overhead per 1553 message. (Bits) = 80
microsec.
MSD.Event.Op.Attr - The size of the event optional attributes stored in the MSD (bytes) for
each instance = 6.
MSD.Event.Size - The size of the event object class stored in the MSD (bytes) for each
instance = 62.
Network.OH.Item - The number of bytes of overhead per FDDI Object (Bytes) = 9
Num.Copies- The number of copies of Ada software required on the MSU = 1.
Number.Switches - The number of task switches required. (Number of Task Switches/Task)
= 15.
OL.Read.Attr - The amount of processing required for an outer loop (OL) RODB read:
Processing time = 423 microsec. (Instr) = 1649.
OL.Write.Attr - The amount of processing required for an outer loop (OL) RODB write:
Processing time = 423 microsec. (Instr) = 1649
On.Demand.Write - Instructions to issue an Action I/O Write: Processing time = 1590
microsec. Onstr) = 6200
Op.Attr.Size.EDP - The size of the optional attribute table on the EDP required for each
instance of an optional attribute (Bytes) = 6.
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Op.Attr.Size.MSD - The size of the optional attribute table on the MSD required for each
instance of an optional attribute (Bytes) = 6.
ORU.Word.OH -The amount of DMS overhead per 1553 message for an ORU. (Bits) = 20
Other.[T.Proc -Other STSV processing associated with journaling or telemetry excluding
attribute read processing and MBII processing: Processing time = 1590 microsec. (Instr) =
6200
PL.Proc - Processing required for each endpoint of Piece wise Linear Engineering Unit
Conversion(EUC): Processing time = 16 microsec. (Instr) = 62.
Poly.Proc.1 = Processing required for a first order of polynomial engineering unit
conversion(EUC): Processing time = 20
Poly.Proc.2 = Processing required for a
conversionfEUC): Processing time = 40
Poly.Proc.3 = Processing required for a
conversion(EUC): Processing time = 60
microsec. (Instr) = 78
second order of polynomial engineering unit
microsec. (Instr) = 155
third order of polynomial engineering unit
microsec. (Instr) = 233
Scan.Mess.Proc - Processing required to process each of the 1553 messages: Processing time =
64 microsec. (Instr) -- 248. Value traceable to red. 7.
* Scan.Proc.CA - Processing required to process each cyclic asynchronous scan: Processing
time = 700 microsec x 3.1/3.9 = 556 microsec. (Inst-r) = 2170. Value traceable to red. 7, "DMS
TIM WP #2 dated 7/8/92" with 200 microsec added for a task switch that was missing per K.
CuUey on 10/14/92. This data item is not in reference #4.
Scan.Proc.CS - Processing required to process each cyclic synchronous scan. This is the
Scan.Proc shown in the constant table.: Processing time = 1700 microsec, x 3.1/3.9 = 1351
microsec. (Instr) = 5270. Value traceable to red. 7 with 200 microsec added for a missing task
switch. This data item is in reference #4 as Scan.Proc.
* Scan.Proc.OD - Processing required to process each on-demand scan: Processing time =
3200 microsec x 3.1/3.9 = 2544 microsec. (Instr) = 9920. Value traceable to red. 7, "DMS TIM
WP #2 dated 7/8/92" with 200 microsec task switch time added. This data item is not in
reference #4.
Scan.Size - The size of all the tables needed to support the Scan lists. (Bytes) = 50.
* Sensor Read - BIU processing = 535 microsec, from Reference 14, "DMS Local Bus
Performance White Paper".
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* Sensor Read COStper word - up to 1400 microsec, max. per 28 word message = 50 microsec.
from Reference 14, "DMS Local Bus Performance White Paper''.
* Sensor Read DMA across MB-II - per 28-word message = 20 microsec, from Reference 14,
"DMS Local Bus Performance White Paper".
* Sensor Read - 1553B cost per word - 20 microsec, from Reference 14, "DMS Local Bus
Performance White Paper".
* Sensor Read MDM overhead - one time only per message = 150 microsec, from Reference
14, "DMS Local Bus Performance White Paper".
* Sensor Read Synch Delay for 1553b transfer = 100 microsec, from Reference 14, "DMS Local
Bus Performance White Paper".
* Sensor Read 1553B Overhead - per response message = 120 rnicrosec, from Reference 14,
"DMS Local Bus Performance White Paper".
* Sensor Read 1553B Response Time and IMG - per message = 16 microsec, from Reference
14, "DMS Local Bus Performance White Paper".
Stat.Word - With regard to the 1553 local bus, the size of the status word from the RT. (Bits)
=20.
Telem.Inst.Size - The amount of memory each instance in the telemetry table requires.
(Bytes) = 6.
Tel.Pack.OH - Overhead per FDDI Telemetry Packet. (Bytes) = 28.
Unary.Instr - The unary IPS per FLOPS (Instructions/Floating Point SIX)C) = 27
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REFERENCE DOCUMENT NOTES
(1) Contract End Item Specification for DMS, Vol. 1: DMS Requirements, 212001A(DR SY-
06.1), Specification SP-M-001 Rev. E. This document describes the present
requirements for the DMS.
(2) The "Avionics Architecture Document - CCBD JJO20746R1" which is Revision 1 of
Reference Document #2 contains the directed September 1992 DMS redesign from the
Engineering Design Council. The DMS Resource Model (Reference Document #4) has
been updated by IBM and MDSSC to match the redesign architecture. Also provided
was reference document #2A "Recommended Avionics Architecture" (no number),
the presentation in July 1992 by Rubenstein that presented the results of the follow-up
study to reference document #5 and is the source for the directed avionics architecture.
The directed architecture does not implement all of the recommendations in the
Rubenstein presentation.
(3) "Integrated Avionics Software Description - No Number". Reference Document #3
Rev. 2 dated 11/6/92 is a description of the DMS software and contains the data on
DMS hardware performance and processing allocations. The performance and
processing allocations in the latest versions of this document and Ref. #4 are the ones
that were used in the performance model. Ref. #3 Rev. 2A is a copy of the PSAR
presentation for review of this document. The document reflects implementation of
the Ref. #2 design. Note that two more revisions of this document were released
following the information contained in Revision #2. Revision #3 was released in May
1993 and reviewed for updates that would significantly impact the model. None were
found. Revision #4 was released in September 1993 following completion of the
modeling effort and was not reviewed for impact since the DMS is being redesigned.
(4) "DMS Resource Model -No Number": System loading was based on the latest version
of reference document #4 ("DMS Resource Model") available. The latest version is
Rev. G.1-1 as of June 1993 and this will be the last version as the DMS Resource
Modeling task has been terminated as a result of the redesign activities. Reference
document #4 is an electronic copy of the complete Resource Model on Macintosh
floppies using the Excel tool. This latest version of this electronic document was
distributed to the NASA Ames Research Center in order that the most up to date data
could be used in the performance model. With regard to this data:
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A. Ref. Document 4A Rev. 2, "SDP & MDM Resource Modeling Status Report" was
the last published version of this report. The report contains detailed loading data
for the WP-2 GN&C, C&T, EATCS, WP-1, WP-4 and CSA resources with regard to
the DMS SDPs. Preliminary estimates for WP-2 SEPS and RJS are also included.
The document also contains allocation of SDP resources and analysis results. The
data being used in the model is based on the worst case '_Reboost" scenario.
B. IBM provided a preliminary hard copy of the macro and constants definitions
contained in reference document #4.. This document is labeled 4B. The
handwritten notes are a test case and should be ignored. This document also
contains descriptions of the arguments and constants used in the macros that
complements reference document #4.
C. Each of the summary sheets in Reference Document #4A Rev. 2 is a rollup of all
the data in the detail sheets that follow the summary sheets for each of the
systems.
D. Attribute Journaling, Attribute Telemetry and Attribute I/O are unique to the
Global Bus.
E. Scan lists and control lists are unique to the local bus.
F.
G°
The mass storage shown in the summary is the amount of memory required in the
MSU to support the application
Reference document #4C is a printout of the constants for the resource model. It
has corrections to the data in the floppies handwritten in as of 10/7/92. The
number of instructions to be performed in doing an operation is based on a
measure of the time it takes to perform that operation and not a count of the actual
number of instructions performed. In other words, it is equivalent instructions.
For example, look at Ada.Task.Switch = 620 instructions. As shown in the printout,
the task was measured to take 200 microsec on a 3.1 MIP EDP. Since the latest
application EDP is a 3.9 MIP machine measurements will have to be made again
and the resource model updated. In the meantime, an approximation of task time
is : (200 microsec)(3.1 MIPs/3.9 MIPs) = 159 microseconds. This is equivalent to 620
instructions on a 3.9 MIP machine.
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H. Reference Document #27 ("Resource Model Documentation") is a summary
and update to the data contained in preliminary documents #4B and #4C.
I. The "DMS Resource Model" does not contain FDDI performance, data.
(5) "DMS Review January 21, 1992 - No Number", the Rubenstein Report. A copy was
distributed. I do not recommend using the performance data included in this report. It
is obsolete. The resource data in reference document #4 and the hardware
performance data in reference document #3 should be used. In addition, many of the
recommendations made may or may not be implemented. The software allocations in
the Rubenstein Report will all be changed by the reference document #3 which
contains the present recommended design. Recognize that reference document #3 is
an unapproved document.
(6) "Avionics Architecture Performance Assessment Report - MSS 4-335-069-002" : A level
2 report received from Terry Grant.
(7) "DMS TIM WP #2 dated 7/8/92 - No Number": This TIM discussed the design of the
STSV software for the DMS local busses and the latest local bus overview and
performance data.
(8) "Software Release Contents Document - MDC 92H0252 Revision A" is the release
version of and replaces "DMS Release Contents Version T1 Restructure Detailed
Version Preliminary dated June 30,1992" - This document describes in detail the
contents of the DMS releases and the capabilities that exist at each stage in the process.
(9) "Local Bus I/O Chaining - No Number" : This presentation by Dr. Robert Brown of
Draper Labs presents in a short concise manner data from Ref. Document # 7. Refer to
slide #11 for an example of how to calculate scan response time. Added to the per scan
times on slide 11 is an additional 200 microsec by Keith CuUey for a missing task
switch. All times shown on slide 11 are EDP Standard Services (STSV) processing
times only, they do not include BIU or MB II times. The following comments are
made relative to this document:
A. Per Analog and Per Discrete times are self explanatory and are EDP processing
times. Discrete processing time is presently estimated at 30 microsec.
B. Note that an MDM can only accommodate 28 sixteen bit words per message.
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(10)
(11)
(12)
C. A scan list is a chain of messages and can accommodate up to 4 Kbytes of data. This
is called a buffer of data at times in the documentation.
D. The following is an example of a STSV processing time calculation:
Assume a scan list consisting of two cyclic async messages, with the first message
consisting of 28 analog words requiring data conversion and the second message
consisting of 28 words of 16 discretes each. The total processing time is then: (700
microsec per scan) + (2 messages x 80 microseconds per message) + (28 analogs x 46
microsec per analog) + (28 words x 16 discretes per word x 30 microseconds per
discrete) = 15.588 millisec.
E. Note that the times given are for a 3.1 MIP EDP. For a 3.9 MIP EDP and no change
in BIU/BIA processing rates, the EDP processing time would be an estimated
3.1/3.9 = .79. Therefore, total processing time would be (700 x .79) + (2 x 80) + (28 x
46 x .79) + (28 x 16 x 30 x .79) = 12.349 millisec.
F. A note of interest is that a written in comment says that the killer is MDM
response time of approximately 25 millisec.
"Performance Requirements and Load Point of the EDP/NIA - No Number" - This
paper discusses the performance requirements of the onboard, end-to-end
communications across the FDDI network, and the load point at which these
requirements must be met. A range of possibilities is presented since detailed
measurements of the NOS EDP and NIA is not yet available. As of 10/14/92
measurements had still not been made according to N.N. Heise.
"End-to-End Latency - No Number" - This paper discusses the end-to-end performance
of the ISO commands across the FDDI network, the no-load latency requirements of
the EDP, and the necessity for command priorities.
"User's Guide (Software) Volume 1 Flight Software for DMS Release 2 - Document
No. 150A128-01": The purpose of this document is to serve as a reference guide for
users of the DMS. The document contains background information for application
software builders about the DMS software services and user scenarios for use of these
services. In its final form it will contain the specific steps to be followed and
information needed for users to create applications.
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(13)
(14)
(15)
(16)
(17)
(18)
(19)
(24)
"Systems Engineering and Integration Trade Studies DMS Performance Analysis
Summary White Paper - 901IBMX0032R1": This is a 12/20/90 document so it does not
include the present Space Station Network Architecture nor are the performance
figures up to date. It is the latest document published by IBM that attempts to address
performance of all facets of the DMS and as such is useful as a reference document on
performance analysis techniques and concepts for evaluation of DMS performance..
"DMS Local Bus Performance White Paper - 911IBMX0017R1" - This paper is the latest
IBM analysis of the DMS 1553 bus performance. It uses the same measured and
estimated performance parameters as Reference #4, the DMS Resource Model. The
paper is very difficult to follow as little explanation is given as to the manner in which
numbers are summarized in the example figures.
DMS "BEST ESTIMATE OF SUMMARY SLOCS INCLUDING THREATS - No
Number" is a detailed listing of the best estimate of DMS sizing as of 6/92. This is the
latest estimate available. It is presented by language type, CSCI and Release version.
The software estimates are given in cumulative form by how many additional SLOCs
are added for each release.
"Data Management System (DMS) Software Detailed Design Review No. 3.2 (WP-2) -
No Number" is a detailed description of the DMS Software contained in Release 3.2. It
is a good reference document to describe and illustrate how the DMS software is
designed to function. It is a two volume set. The CSCIs addressed are OS/Ada RTE,
NOS(design only, release in 4.0), and STSV. The latest performance estimates on the
Local Bus are provided. These estimates were incorporated into Appendix A.
"Space Station Freedom Program Acronym List - LESC-296888-B" is an internal
Lockheed document defining all known (as of Nov. 2, 1992) SSF acronyms.
"BIU Performance Measurement White Paper - 91IBMX0025" documents how the BIU
latency measurements used in Reference #14 were made.
- (23). are self explanatory by their titles and are reference documents W through aa in
Section 1.3.2.
"Real-Time Scheduling Theory and Ada - No number" is a paper that discusses rate
monotonic scheduling theory and its implications for Ada. Rate monotonic
scheduling was implemented in the DMS.
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(26)
(27)
(28)
"Priority Inversions in R1 STSV Design - No Number" is a paper that discusses
priority inversion issues with the implementation of rate monotonic scheduling in
the DMS STSV R1 design and recommends solutions to the problems. The DMS
design was revised to incorporate these solutions.
is self explanatory by its title and is reference document ad in Section 1.3.2.
"Resource Model Documentation - No Number" is a description of the "DMS
Resource Model" theory, inputs and outputs, constants and equations for DMS SDPs
and MDMs.
"Avionics System Management Design Document Volume 1 - No Number" contains
the results of an integration activity performed on the SSF Avionics Architecture. The
document states that the architecture was analyzed for viability and operability of the
integrated design in terms of its role in supporting the SSF mission. Areas addressed
included Command and Control; Fault Detection, Isolation and Recovery; Onboard
Data Management; and Onboard Checkout. The document presents operational
concept for managing the integrated Avionics System and defines associated design
requirements. Several recommendations for improvement are also made.
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